

# PMS154C 8bit OTP Type IO Controller Datasheet

Version 1.06 - June 29, 2023

Copyright © 2023 by PADAUK Technology Co., Ltd., all rights reserved.



### IMPORTANT NOTICE

PADAUK Technology reserves the right to make changes to its products or to terminate production of its products at any time without notice. Customers are strongly recommended to contact PADAUK Technology for the latest information and verify whether the information is correct and complete before placing orders.

PADAUK Technology products are not warranted to be suitable for use in life-support applications or other critical applications. PADAUK Technology assumes no liability for such applications. Critical applications include, but are not limited to, those that may involve potential risks of death, personal injury, fire or severe property damage.

Any programming software provided by PADAUK Technology to customers is of a service and reference nature and does not have any responsibility for software vulnerabilities. PADAUK Technology assumes no responsibility for any issue caused by a customer's product design. Customers should design and verify their products within the ranges guaranteed by PADAUK Technology. In order to minimize the risks in customers' products, customers should design a product with adequate operating safeguards.



### **Table of Contents**

Rev	rision	History	7
Usa	ige Wa	arning	7
1.	Featu	ıres	9
	1.1.	Special Features	9
	1.2.	System Features	
	1.3.	CPU Features	9
	1.4.	Ordering/ Package Information	9
2.	Gene	ral Description and Block Diagram	10
3.		Definition and Functional Description	
4.	Devic	ce Characteristics	17
	4.1.	DC/AC Characteristics	17
	4.2.	Absolute Maximum Ratings	
	4.3.	Typical IHRC Frequency vs. VDD (calibrated to 16MHz)	
	4.4.	Typical ILRC Frequency vs. VDD	
	4.5.	Typical IHRC Frequency vs. Temperature (calibrated to 16MHz)	20
	4.6.	Typical ILRC Frequency vs. Temperature	20
	4.7.	Typical Operating Current vs. VDD and CLK=IHRC/n	21
	4.8.	Typical Operating Current vs. VDD and CLK=ILRC/n	21
	4.9.	Typical Operating Current vs. VDD and CLK=32KHz EOSC / n	22
	4.10.	Typical Operating Current vs. VDD and CLK=1MHz EOSC / n	22
	4.11.	Typical Operating Current vs. VDD and CLK=4MHz EOSC / n	23
	4.12.	Typical IO pull high resistance	23
	4.13.	Typical IO input high/low threshold voltage (V <sub>IH</sub> /V <sub>IL</sub> )	24
	4.14.	Typical IO driving current (I <sub>OH</sub> ) and sink current (I <sub>OL</sub> )	24
	4.15.	Typical power down current (I <sub>PD</sub> ) and power save current (I <sub>PS</sub> )	25
5.	Func	tional Description	26
	5.1.	Program Memory – OTP	26
	5.2.	Boot-Up	26
		5.2.1. Timing charts for reset conditions	27
	5.3.	Data Memory – SRAM	28
	5.4.	Oscillator and clock	28
		5.4.1. Internal High RC oscillator and Internal Low RC oscillator	28
		5.4.2. IHRC calibration	
		5.4.3. IHRC Frequency Calibration and System Clock	
		5.4.4. External Crystal Oscillator	
		5.4.5. System Clock and LVR levels	
		5.4.6. System Clock Switching	32



	5.5.	16-bit Timer (Timer16)	34
	5.6.	Watchdog Timer	35
	5.7.	Interrupt Controller	36
	5.8.	Power-Save and Power-Down	39
		5.8.1. Power-Save mode ("stopexe")	39
		5.8.2. Power-Down mode ("stopsys")	40
		5.8.3. Wake-up	41
	5.9.	IO Pins	42
	5.10.	Reset	43
		5.10.1. Reset	43
		5.10.2. LVR reset	
	5.11.	VDD/2 Bias Voltage Generator	43
	5.12.	Comparator	
		5.12.1. Internal reference voltage (V <sub>internal R</sub> )	
		5.12.2. Using the comparator	47
		5.12.3. Using the comparator and bandgap 1.20V	
	5.13.	8-bit Timer with PWM generation (Timer2, Timer3)	49
		5.13.1. Using the Timer2 to generate periodical waveform	50
		5.13.2. Using the Timer2 to generate 8-bit PWM waveform	
		5.13.3. Using the Timer2 to generate 6-bit PWM waveform	53
	5.14.	11-bit PWM generation	54
		5.14.1. PWM Waveform	
		5.14.2. Hardware and Timing Diagram	55
		5.14.3. Equations for 11-bit PWM Generator	56
		5.14.4. Complementary PWM with Dead Zones	56
6.	IO Re	egisters	59
	6.1.	ACC Status Flag Register ( <i>flag</i> ), IO address = 0x00	59
	6.2.	Stack Pointer Register ( <i>sp</i> ), IO address = 0x02	
	6.3.	Clock Mode Register ( <i>clkmd</i> ), IO address = 0x03	59
	6.4.	Interrupt Enable Register ( <i>inten</i> ), IO address = 0x04	60
	6.5.	Interrupt Request Register ( <i>intrq</i> ), IO address = 0x05	60
	6.6.	Timer 16 mode Register ( <i>t</i> 16 <i>m</i> ), IO address = 0x06	61
	6.7.	External Oscillator setting Register (eoscr, write only), IO address = 0x0a	61
	6.8.	Interrupt Edge Select Register (integs), IO address = 0x0c	62
	6.9.	Port A Digital Input Enable Register (padier), IO address = 0x0d	62
	6.10.	Port B Digital Input Enable Register (pbdier), IO address = 0x0e	62
	6.11.	Port A Data Registers (pa), IO address = 0x10	
	6.12.	Port A Control Registers (pac), IO address = 0x11	62
	6.13.	Port A Pull-High Registers (paph), IO address = 0x12	
	6.14.	Port B Data Registers (pb), IO address = 0x14	63
	6.15.	Port B Control Registers ( <i>pbc</i> ), IO address = 0x15	63
	6.16.	Port B Pull-High Registers (pbph), IO address = 0x16	



Speci	al Notes	87
Code	Options	86
7.10.	BIT definition	85
7.9.	Summary of affected flags by Instructions	85
7.8.	Summary of Instructions Execution Cycle	84
7.7.	System control Instructions	83
7.6.	Conditional Operation Instructions	82
7.5.	Bit Operation Instructions	
7.4.	Logic Operation Instructions	
7.3.	Shift Operation Instructions	
7.2.	Arithmetic Operation Instructions	
7.1.	Data Transfer Instructions	72
Instru	ıctions	71
6.45.	PWMG2 Duty Value Low Register (pwmg2dtl), IO address = 0x2f	71
6.44.	PWMG2 Duty Value High Register (pwmg2dth), IO address = 0x2e	70
6.43.	PWMG2 Counter Upper Bound Low Register (pwmg2cubl), IO address = 0x31	
6.42.	PWMG2 Counter Upper Bound High Register ( <i>pwmg2cubh</i> ), IO address = 0x30	
6.41.	PWMG2 Scalar Register (pwmg2s), IO address = 0x2d	
6.40.	PWMG2 control Register (pwmg2c), IO address = 0x2c	
6.39.	PWMG1 Duty Value Low Register (pwmg1dtl), IO address = 0x29	69
6.38.	PWMG1 Duty Value High Register (pwmg1dth), IO address = 0x28	
6.37.	PWMG1 Counter Upper Bound Low Register (pwmg1cubl), IO address = 0x2b	
6.36.	PWMG1 Counter Upper Bound High Register (pwmg1cubh), IO address = 0x2a	
6.35.	PWMG1 Scalar Register (pwmg1s), IO address = 0x27	69
6.34.	PWMG1 control Register (pwmg1c), IO address = 0x26	68
6.33.	PWMG0 Duty Value Low Register (pwmg0dtl), IO address = 0x23	68
6.32.	PWMG0 Duty Value High Register (pwmg0dth), IO address = 0x22	68
6.31.	PWMG0 Counter Upper Bound Low Register (pwmg0cubl), IO address = 0x25	68
6.30.	PWMG0 Counter Upper Bound High Register (pwmg0cubh), IO address = 0x24	68
6.29.	PWMG0 Scalar Register (pwmg0s), IO address = 0x21	67
6.28.	PWMG0 control Register ( <i>pwmg0c</i> ), IO address = 0x20	
6.27.	Comparator Selection Register ( <i>gpcs</i> ), IO address = 0x19	
6.26.	Comparator Control Register ( <i>gpcc</i> ), IO address = 0x18	
6.25.	Timer3 Bound Register ( <i>tm3b</i> ), IO address = 0x35	
6.24.	Timer3 Scalar Register (tm3s), IO address = 0x34	
6.23.	Timer3 Counter Register (tm3ct), IO address = 0x33	
6.22.	Timer3 Control Register ( <i>tm3c</i> ), IO address = 0x32	
6.21.	Timer2 Bound Register ( <i>tm2b</i> ), IO address = 0x09	
6.20.	Timer2 Scalar Register ( <i>tm</i> 2s), IO address = 0x17	
6.19.	Timer2 Counter Register ( <i>tm2ct</i> ), IO address = 0x1d	
6.18.	Timer2 Control Register ( <i>tm</i> 2 <i>c</i> ), IO address = 0x1c	
6.17.	MISC Register ( <i>misc</i> ), IO address = 0x08	63

7.

8. 9.



9.1.	Using IC	87
	9.1.1. IO pin usage and setting	87
	9.1.2. Interrupt	88
	9.1.3. System clock switching	88
	9.1.4. Watchdog	88
	9.1.5. TIMER16 time out	88
	9.1.6. IHRC Calibration	89
	9.1.7. LVR	89
	9.1.8. Program writing	90
9.2.	Using ICE	91



### **Revision History**

Revision	Date	Description
		PRST# changes to PRSTB
		2. Amend Chapter 3, Chapter 8, Table6, Table7, Table8
1.05	2020/06/09	3. Amend Section 4.1: tsbp, twup
1.05	2020/06/09	4. Amend Section 5.8.1, 5.8.3, 5.13.1, 5.13.2, 5.13.3, 5.14, 5.14.3, 6.9, 6.10, 6.28,
		6.34, 6.36, 6.38, 6.40, 6.42, 6.44, 9.3
		5. Add Section 5.4.6, 5.14.4, Fig.19, Table 9
		Updated "IMPORTANT NOTICE"
		2. Updated I <sub>OH</sub> (Section 4.1)
1.06	2023/06/29	3. Amend Section 5.8.1, 5.10.1, 5.13, 6.7, 6.9, 6.26, 6.27, 9.1.1, 9.1.4, 9.1.7, 9.2
		4. Amend Fig. 3, Table 5, Table6, Fig.14, Fig. 17
		5. Other known details bug correct.

### **Usage Warning**

User must read all application notes of the IC by detail before using it.

Please visit the official website to download and view the latest APN information associated with it.

http://www.padauk.com.tw/en/product/show.aspx?num=14&kw=PMS154C

(The following picture are for reference only.)

Feature	Documents Software & Tools Application Note	×	
Content	Description	Download (CN)	Download (EN)
APN002	Over voltage protection	±	±.
APN003	Over voltage protection	±	±
APN004	Semi-Automatic writing handler	<u>±</u>	<u>*</u>
APN007	Setting up LVR level	±	±
APN011	Semi-Automatic writing Handler improve writing stability	<u>±</u>	±
APN013	Notification of crystal oscillator	±	<u>*</u>
APN019	E-PAD PCB layout guideline	Ł	Ł



## Major Differences between PMS154B and PMS154C

Item	Function	PMS154B	PMS154C
1	Operating voltage range	2.2V ~ 5.5V	1.8V ~ 5.5V
2	11-bit PWM	One Set :	Three Sets: PWMG0, PWMG1 & PWMG2
3	Comparator_Edge	None	Code Option



### 1. Features

### 1.1. Special Features

- Not supposed to use in AC RC step-down powered or high EFT requirement applications.
   PADAUK assumes no liability if such kind of applications can not pass the safety regulation tests.
- ◆ Operating temperature range: -20°C ~ 70°C

### 1.2. System Features

- ◆ 2KW OTP program memory
- ◆ 128 Bytes data RAM
- ◆ One hardware 16-bit timer
- ◆ Two hardware 8-bit timer with PWM generators
- ◆ Three hardware 11-bit PWM generators
- Provide one hardware comparator
- ◆ 14 IO pins with optional pull-high resistor
- ◆ Three different IO driving capability groups to meet different application requirement
- Optional IO driving capability for each port: normal drive and low drive
- ◆ Every IO pin can be configured to enable wake-up function
- ◆ Built-in VDD/2 bias voltage generator to provide maximum 4x10 dots LCD display
- ◆ Clock sources: IHRC, ILRC & EOSC(XTAL mode)
- ◆ For every wake-up enabled IO, two optional wake-up speed are supported: normal and fast
- Eight levels of LVR: 4.0V, 3.5V, 3.0V, 2.75V, 2.5V, 2.2V, 2.0V, 1.8V
- Two external interrupt pins

### 1.3. CPU Features

- ◆ One processing unit operating mode
- ◆ 86 powerful instructions
- Most instructions are 1T execution cycle
- Programmable stack pointer and adjustable stack level
- Direct and indirect addressing modes for data access. Data memories are available for use as an index pointer of Indirect addressing mode
- ◆ IO space and memory space are independent

### 1.4. Ordering/ Package Information

◆ PMS154C-U06: SOT23-6 (60mil)

◆ PMS154C-M10: MSOP10 (118mil)

◆ PMS154C-S16: SOP16 (150mil)

◆ PMS154C-1J16A: QFN3\*3-16pin (0.5pitch)

♦ PMS154C-S08: SOP8 (150mil)

♦ PMS154C-S14: SOP14 (150mil)


◆ PMS154C-D16: DIP16 (300mil)

Please refer to the official website file for package size information: "Package information"




### 2. General Description and Block Diagram

The PMS154C is an IO-Type, fully static, OTP-based CMOS 8-bit microcontroller; it employs RISC architecture and most the instructions are executed in one cycle except that few instructions are two cycles that handle indirect memory access. 2KW OTP program memory and 128 bytes data SRAM are inside, one hardware 16-bit timer, two hardware 8-bit timers with PWM generation (Timer2, Timer3) and Three hardware 11-bit timers with PWM generation (PWMG0,1,2) is also included, PMS154C also supports one hardware comparator and VDD/2 bias voltage generator for LCD display application.






### 3. Pin Definition and Functional Description



PMS154C-S16:SOP16 (150mil) PMS154C-D16:DIP16 (300mil)




PMS154C-1J16A: QFN3\*3-16pin (0.5pitch)





PB5/TM3PWM/PG0PWM 1	$\bullet$	14 PB2/TM2PWM/PG2PWM
PB6/TM3PWM/CIN2-/PG1PWM 2	1	13 PB1
PB7/TM3PWM/CIN3-/PG1PWM 3	1	12 PB0/INT1/COM1
VDD 4	1	11 GND
PA7/X1 5	1	10 PA0/INT0/COM2/CO/PG0PWM
PA6/X2 6	1	9 PA4/COM3/CIN+/CIN4-/PG1PWM
PA5/PRSTB/PG2PWM 7		8 PA3/TM2PWM/COM4/CIN1-/PG2PWM

PMS154C-S14:SOP14 (150mil)



PMS154C-M10: MSOP10 (118mil)





PMS154C-U06: SOT23-6 (60mil)



Pin Name	Pin & Buffer Type	Description
PA7 / X1	IO ST / CMOS	<ul> <li>This pin can be used as:</li> <li>(1) Bit 7 of port A. It can be configured as digital input or two-state output, with pull-high resistor by software independently.</li> <li>(2) X1 when crystal oscillator is used.</li> <li>When this pin is configured as crystal oscillator function, please use bit 7 of register <i>padier</i> to disable the digital input to prevent current leakage. This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 7 of <i>padier</i> register is "0".</li> </ul>
PA6 / X2	IO ST / CMOS	This pin can be used as:  (1) Bit 6 of port A. It can be configured as digital input or two-state output, with pull-high resistor by software independently.  (2) X2 when crystal oscillator is used.  When this pin is configured as crystal oscillator function, please use bit 6 of register <i>padier</i> to disable the digital input to prevent current leakage. This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 6 of <i>padier</i> register is "0".
PA5 / PRSTB / PG2PWM	IO ST / CMOS	<ul> <li>This pin can be used as:</li> <li>(1) Bit 5 of port A. It can be configured as digital input or open-drain output, with pull-high resistor.</li> <li>(2) Hardware reset</li> <li>(3) Output of 11-bit PWM generator PWMG2. (ICE does NOT Support.)</li> <li>This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 5 of padier register is "0".</li> <li>Please put 33Ω resistor in series to have high noise immunity when this pin is in input mode.</li> </ul>
PA4 / COM3 / CIN+ / CIN4- / PG1PWM	IO ST / CMOS	<ul> <li>This pin can be used as:</li> <li>(1) Bit 3 of port A. It can be configured as digital input or two-state output, with pull-high resistor by software independently.</li> <li>(2) COM3 to provide (VDD/2) for LCD display</li> <li>(3) Plus input source of comparator</li> <li>(4) Minus input source 4 of comparator</li> <li>(5) Output of 11-bit PWM generator PWMG2</li> <li>This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 4 of <i>padier</i> register is "0".</li> </ul>



Pin Name	Pin & Buffer Type	Description
PA3 / TM2PWM / COM4 / CIN1- / PG2PWM	IO ST / CMOS	<ul> <li>This pin can be used as:</li> <li>(1) Bit 3 of port A. It can be configured as digital input or two-state output, with pull-high resistor by software independently.</li> <li>(2) Minus input source 1 of comparator</li> <li>(3) Output of 8-bit Timer2 (TM2)</li> <li>(4) COM4 to provide (VDD/2) for LCD display</li> <li>(5) Output of 11-bit PWM generator PWMG2</li> <li>This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 3 of <i>padier</i> register is "0".</li> </ul>
PA0 / INT0 / PG0PWM / CO / COM2	IO ST / CMOS	<ul> <li>This pin can be used as:</li> <li>(1) Bit 0 of port A. It can be configured as digital input or two-state output, with pull-high resistor by software independently.</li> <li>(2) External interrupt line 0. Both rising edge and falling edge are accepted to request interrupt service.</li> <li>(3) Output of comparator</li> <li>(4) Output of 11-bit PWM generator PWMG0</li> <li>(5) COM2 to provide (VDD/2) for LCD display</li> <li>This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 0 of <i>padier</i> register is "0".</li> </ul>



Pin Name	Pin & Buffer Type	Description
PB7 / TM3PWM / CIN3- / PG1PWM	IO ST / CMOS	<ul> <li>This pin can be used as:</li> <li>(1) Bit 7 of port B. It can be configured as digital input or two-state output, with pull-high resistor by software independently.</li> <li>(2) Minus input source 3 of comparator.</li> <li>(3) Output of 8-bit timer Timer3 (TM3)</li> <li>(4) Output of 11-bit PWM generator PWMG1</li> <li>This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 7 of <i>pbdier</i> register is "0".</li> </ul>
PB6 / TM3PWM / CIN2- / PG1PWM	IO ST / CMOS	This pin can be used as:  (1) Bit 6 of port B. It can be configured as digital input or two-state output, with pull-high resistor by software independently.  (2) Minus input source 2 of comparator.  (3) Output of 8-bit timer Timer3 (TM3)  (4) Output of 11-bit PWM generator PWMG1  This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 6 of <i>pbdier</i> register is "0".
PB5 / TM3PWM / PG0PWM	IO ST / CMOS	<ul> <li>This pin can be used as:</li> <li>(1) Bit 5 of port B. It can be configured as digital input or two-state output, with pull-high resistor by software independently.</li> <li>(2) Output of 8-bit timer Timer3 (TM3)</li> <li>(3) Output of 11-bit PWM generator PWMG0</li> <li>This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 5 of <i>pbdier</i> register is "0".</li> </ul>
PB4 / TM2PWM / PG0PWM	IO ST / CMOS	<ul> <li>This pin can be used as:</li> <li>(1) Bit 4 of port B. It can be configured as digital input or two-state output, with pull-high resistor by software independently.</li> <li>(2) Output of 8-bit timer Timer2 (TM2)</li> <li>(3) Output of 11-bit PWM generator PWMG0</li> <li>This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 4 of <i>pbdier</i> register is "0".</li> </ul>
PB3 / PG2PWM	IO ST / CMOS	<ul> <li>This pin can be used as:</li> <li>(1) Bit 3 of port B. It can be configured as digital input or two-state output, with pull-high resistor by software independently.</li> <li>(2) Output of 11-bit PWM generator PWMG2</li> <li>This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 3 of <i>pbdier</i> register is "0".</li> </ul>



PB2 / TM2PWM / PG2PWM  CI	IO ST/ CMOS	<ul> <li>This pin can be used as:</li> <li>(1) Bit 2 of port B. It can be configured as digital input or two-state output, with pull-high resistor by software independently.</li> <li>(2) Output of 8-bit timer Timer2 (TM2)</li> <li>(3) Output of 11-bit PWM generator PWMG2</li> </ul>
PB1		This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 2 of <i>pbdier</i> register is "0".
CI	IO ST / CMOS	This pin can be used as:  (1) Bit 1 of port B. It can be configured as digital input or two-state output, with pull-high resistor by software independently.  This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 1 of <i>pbdier</i> register is "0".
PB0 / INT1 /	IO ST / CMOS	<ul> <li>This pin can be used as:</li> <li>(1) Bit 0 of port B. It can be configured as digital input or two-state output, with pull-high resistor by software independently.</li> <li>(2) External interrupt line 1. Both rising edge and falling edge are accepted to request interrupt service.</li> <li>(3) COM1 to provide (VDD/2) for LCD display</li> <li>This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 0 of <i>pbdier</i> register is "0".</li> </ul>
VDD		Positive power
GND		Ground



### 4. Device Characteristics

### 4.1. DC/AC Characteristics

All data are acquired under the conditions of Ta = -20°C ~ 70 °C  $V_{DD}$ =3.3V,  $f_{SYS}$ =2MHz unless noted.

Symbol	Description	Min	Тур	Max	Unit	Conditions(Ta=25°C)
$V_{DD}$	Operating Voltage	1.8#		5.5	V	# Subject to LVR tolerance
LVR%	Low Voltage Reset tolerance	-5		5	%	
f <sub>SYS</sub>	System clock (CLK)* =  IHRC/2  IHRC/4  IHRC/8  ILRC	0 0 0	70K	8M 4M 2M	Hz	$V_{DD} \ge 3.5V$ $V_{DD} \ge 2.5V$ $V_{DD} \ge 1.8V$ $V_{DD} = 3V$
V <sub>POR</sub>	Power On Reset Voltage	1.9	2.0	2.1	V	<b>V</b>
lop	Operating Current		0.3 12 10		mA uA uA	fsys=IHRC/16=1MIPS@3V fsys=ILRC=70KHz@3V fsys=EOSC=32KHz@3V
I <sub>PD</sub>	Power Down Current (by <i>stopsy</i> s command)		0.5		uA	f <sub>SYS</sub> = 0Hz, V <sub>DD</sub> =3.3V
lps	Power Save Current (by <b>stopexe</b> command) *Disable IHRC		5		uA	V <sub>DD</sub> =3.3V
VIL	Input low voltage for IO lines	0 0		0.2 V <sub>DD</sub> 0.1 V <sub>DD</sub>	٧	PA5 other IO
Vıн	Input high voltage for IO lines	$0.7~V_{\text{DD}}$		$V_{DD}$		
	IO lines sink current (normal)					
	*PA0,PA3,PA4,PB2,PB5,PB6 *PA6,PA7,PB0,PB1,PB3,PB4,PB7		10 6		mA	V <sub>DD</sub> =3.3V, V <sub>OL</sub> =0.33V
loL	*PA5		5		ША	VDD=3.3V, VOL=0.33V
IOL						
	IO lines sink current (low)  *PA5  5					
	*Others		2		mΑ	V <sub>DD</sub> =3.3V, V <sub>OL</sub> =0.33V
	PA5		0			
Іон	Other IO lines drive current (normal)		-5		mA	$V_{DD}$ =3.3V, $V_{OH}$ =2.97V
	PA5 Other IO lines drive current (low)		0 -1.6			
Vin	Input voltage	-0.3		V <sub>DD</sub> + 0.3	V	
I <sub>INJ (PIN)</sub>	Injected current on pin			1	mA	$V_{DD}$ +0.3 $\geq$ $V_{IN}$ $\geq$ -0.3
R <sub>PH</sub>	Pull-high Resistance		200		ΚΩ	V <sub>DD</sub> =3.3V
	Frequency of IHRC after calibration *	15.84*	16*	16.16*	MHz	V <sub>DD</sub> =5V, Ta=25°C
fihrc		15.20*		16.80*		V <sub>DD</sub> =2.0V~5.5V, -20°C <ta<70°c*< td=""></ta<70°c*<>
		13.60*		18.40*		V <sub>DD</sub> =1.8V~5.5V, -20°C <ta<70°c*< td=""></ta<70°c*<>
tint	Interrupt pulse width	30			ns	$V_{DD} = 3.3V$



Symbol	Description	Min	Тур	Max	Unit	Conditions(Ta=25°C)	
$V_{DR}$	RAM data retention voltage*	1.5			V	In power-down mode	
	Watchdog timeout period		8192		T <sub>ILRC</sub>	misc[1:0]=00 (default)	
			16384			misc[1:0]=01	
t <sub>WDT</sub>			65536			misc[1:0]=10	
			262144			misc[1:0]=11	
	System boot-up period from power-on for Slow boot-up		47		ms	@ V <sub>DD</sub> =5V	
t <sub>SBP</sub>	System boot-up period from power-on for Fast boot-up		780		us		
twup	Wake-up time period for fast wake-up		45		<b>-</b>	Where T <sub>ILRC</sub> is the time	
	Wake-up time period for slow wake-up		3000		T <sub>ILRC</sub>	period of ILRC	
trst	External reset pulse width	120			us		
CPos	Comparator offset*	-	±10	±20	mV		
CPcm	Comparator input common mode*	0		V <sub>DD</sub> -1.5	V		
CPspt	Comparator response time**		100	500	ns	Both rising and falling	
CPmc	Stable time to change comparator mode		2.5	7.5	us		
CPcs	Comparator current consumption	-	20		uA	V <sub>DD</sub> = 3.3V	

<sup>\*</sup>These parameters are for design reference, not tested for every chip.

### 4.2. Absolute Maximum Ratings

\*If V<sub>DD</sub> is over the maximum rating, it may lead to a permanent damage of IC.


Input Voltage ..... -0.3V ~ V<sub>DD</sub> + 0.3V

• Operating Temperature ..... -20°C ~ 70°C


Storage Temperature ......-50°C ~ 125°C




### 4.3. Typical IHRC Frequency vs. VDD (calibrated to 16MHz)




### 4.4. Typical ILRC Frequency vs. VDD



### 4.5. Typical IHRC Frequency vs. Temperature (calibrated to 16MHz)



### 4.6. Typical ILRC Frequency vs. Temperature






### 4.7. Typical Operating Current vs. VDD and CLK=IHRC/n

Conditions: ON: IHRC; OFF: Bandgap, LVR, T16 modules, ILRC modules;


IO: PA0:0.5Hz output toggle and no loading, others: input and no floating



### 4.8. Typical Operating Current vs. VDD and CLK=ILRC/n

Conditions: ON: ILRC; OFF: Bandgap, LVR, T16 modules, IHRC modules;


IO: PA0:0.5Hz output toggle and no loading, others: input and no floating





### 4.9. Typical Operating Current vs. VDD and CLK=32KHz EOSC / n


Conditions: **ON**: EOSC; **OFF**: Bandgap, LVR, T16 modules, IHRC, ILRC modules; **IO**: PA0:0.5Hz output toggle and no loading, **others**: input and no floating



### 4.10. Typical Operating Current vs. VDD and CLK=1MHz EOSC / n

Conditions: ON: EOSC; OFF: Bandgap, LVR, T16 modules, IHRC, ILRC modules;

IO: PA0:0.5Hz output toggle and no loading, others: input and no floating







### 4.11. Typical Operating Current vs. VDD and CLK=4MHz EOSC / n

 $\textbf{Conditions: ON:} \ \textbf{EOSC; OFF:} \ \textbf{Bandgap, LVR, T16 modules, IHRC, ILRC modules;}$ 


IO: PA0:0.5Hz output toggle and no loading, others: input and no floating




### 4.12. Typical IO pull high resistance




### 4.13. Typical IO input high/low threshold voltage (V<sub>IH</sub>/V<sub>IL</sub>)




# 4.14. Typical IO driving current ( $I_{OH}$ ) and sink current ( $I_{OL}$ ) ( VOH=0.9\*VDD, VOL=0.1\*VDD )








### 4.15. Typical power down current (IPD) and power save current (IPS)







### 5. Functional Description

### 5.1. Program Memory - OTP

The OTP (One Time Programmable) program memory is used to store the program instructions to be executed. The OTP program memory may contains the data, tables and interrupt entry. After reset, the initial address 0x000 is reserved for system using, so the program will start from 0x001 which is GOTO FPPA0 instruction usually. The interrupt entry is 0x010 if used, the last 16 addresses are reserved for system using, like checksum, serial number, etc. The OTP program memory for PMS154C is 2KW that is partitioned as Table 1. The OTP memory from address 0x7E8 to 0x7FF is for system using, address space from 0x002 to 0x00F and from 0x011 to 0x7E7 is user program space.


Address	Function		
0x000	System Using		
0x001	GOTO FPPA0 instruction		
0x002	User program		
•	•		
0x00F	User program		
0x010	Interrupt entry address		
0x011	User program		
•	•		
0x7E7	User program		
0x7E8	System Using		
•	•		
0x7FF	System Using		

Table 1: Program Memory Organization

### 5.2. Boot-Up

POR (Power-On-Reset) is used to reset PMS154C when power up. The boot-up time can be optional fast or normal. Time for fast boot-up is about 45 ILRC clock cycles whereas 3000 ILRC clock cycles for normal boot-up. Customer must ensure the stability of supply voltage after power up no matter which option is chosen, the power up sequence is shown in the Fig. 1 and t<sub>SBP</sub> is the boot-up time.

Please noted, during Power-On-Reset, the V<sub>DD</sub> must go higher than V<sub>POR</sub> to boot-up the MCU.





**Boot up from Power-On Reset** 


Fig. 1: Power Up Sequence



### 5.2.1. Timing charts for reset conditions









### 5.3. Data Memory - SRAM

The access of data memory can be byte or bit operation. Besides data storage, the SRAM data memory is also served as data pointer of indirect access method and the stack memory.

The stack memory is defined in the data memory. The stack pointer is defined in the stack pointer register; the depth of stack memory of each processing unit is defined by the user. The arrangement of stack memory fully flexible and can be dynamically adjusted by the user.

For indirect memory access mechanism, the data memory is used as the data pointer to address the data byte. All the data memory could be the data pointer; it's quite flexible and useful to do the indirect memory access. All the 128 bytes data memory of PMS154C can be accessed by indirect access mechanism.

#### 5.4. Oscillator and clock

There are three oscillator circuits provided by PMS154C: external crystal oscillator (EOSC), internal high RC oscillator (IHRC) and internal low RC oscillator (ILRC), and these three oscillators are enabled or disabled by registers eoscr.7, clkmd.4 and clkmd.2 independently. User can choose one of these three oscillators as system clock source and use *clkmd* register to target the desired frequency as system clock to meet different applications.

Oscillator Module	Enable / Disable
EOSC	eoscr.7
IHRC	clkmd.4
ILRC	clkmd.2

Table2: Three Oscillator Circuits provided by PMS154C

### 5.4.1. Internal High RC oscillator and Internal Low RC oscillator

After boot-up, the IHRC and ILRC oscillators are enabled. The frequency of IHRC can be calibrated to eliminate process variation by *ihrcr* register; normally it is calibrated to 16MHz. Please refer to the measurement chart for IHRC frequency verse V<sub>DD</sub> and IHRC frequency verse temperature. The frequency of ILRC will vary by process, supply voltage and temperature, please refer to DC specification and do not use for accurate timing application.

#### 5.4.2. IHRC calibration

The IHRC frequency may be different chip by chip due to manufacturing variation, PMS154C provide the IHRC frequency calibration to eliminate this variation, and this function can be selected when compiling user's program and the command will be inserted into user's program automatically. The calibration command is shown as below:

.ADJUST\_IC SYSCLK=IHRC/(p1), IHRC=(p2)MHz,  $V_{DD}$ =(p3)V Where.

**p1**=2, 4, 8, 16, 32; In order to provide different system clock.

**p2**=16 ~ 18; In order to calibrate the chip to different frequency, 16MHz is the usually one.

p3=1.8 ~ 5.5; In order to calibrate the chip under different supply voltage.



#### 5.4.3. IHRC Frequency Calibration and System Clock

During compiling the user program, the options for IHRC calibration and system clock are shown as Table 3:

SYSCLK	CLKMD	IHRCR	Description
o Set IHRC / 2	= 34h (IHRC / 2)	Calibrated	IHRC calibrated to 16MHz, CLK=8MHz (IHRC/2)
o Set IHRC / 4	= 14h (IHRC / 4)	Calibrated	IHRC calibrated to 16MHz, CLK=4MHz (IHRC/4)
○ Set IHRC / 8	= 3Ch (IHRC / 8)	Calibrated	IHRC calibrated to 16MHz, CLK=2MHz (IHRC/8)
o Set IHRC / 16	= 1Ch (IHRC / 16)	Calibrated	IHRC calibrated to 16MHz, CLK=1MHz (IHRC/16)
o Set IHRC / 32	= 7Ch (IHRC / 32)	Calibrated	IHRC calibrated to 16MHz, CLK=0.5MHz (IHRC/32)
∘ Set ILRC	= E4h (ILRC / 1)	Calibrated	IHRC calibrated to 16MHz, CLK=ILRC
o Disable	No change	No Change	IHRC not calibrated, CLK not changed, Bandgap OFF

Table 3: Options for IHRC Frequency Calibration

Usually, .ADJUST\_IC will be the first command after boot up, in order to set the target operating frequency whenever stating the system. The program code for IHRC frequency calibration is executed only one time that occurs in writing the codes into OTP memory; after then, it will not be executed again. If the different option for IHRC calibration is chosen, the system status is also different after boot. The following shows the status of PMS154C for different option:

### (1) .ADJUST\_IC SYSCLK=IHRC/2, IHRC=16MHz, VDD=5V

After boot, CLKMD = 0x34:

- ♦ IHRC frequency is calibrated to 16MHz@V<sub>DD</sub>=5V and IHRC module is enabled
- ◆ System CLK = IHRC/2 = 8MHz
- ♦ Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

#### (2) .ADJUST\_IC SYSCLK=IHRC/4, IHRC=16MHz, VDD=3.3V

After boot, CLKMD = 0x14:

- ♦ IHRC frequency is calibrated to 16MHz@V<sub>DD</sub>=3.3V and IHRC module is enabled
- ◆ System CLK = IHRC/4 = 4MHz
- ♦ Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

### (3) .ADJUST\_IC SYSCLK=IHRC/8, IHRC=16MHz, VDD=2.5V

After boot, CLKMD = 0x3C:

- ♦ IHRC frequency is calibrated to 16MHz@V<sub>DD</sub>=2.5V and IHRC module is enabled
- ◆ System CLK = IHRC/8 = 2MHz
- ♦ Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

#### (4) .ADJUST\_IC SYSCLK=IHRC/16, IHRC=16MHz, VDD=2.2V

After boot, CLKMD = 0x1C:

- ◆ IHRC frequency is calibrated to 16MHz@V<sub>DD</sub>=2.2V and IHRC module is enabled
- ♦ System CLK = IHRC/16 = 1MHz
- ◆ Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

#### (5) .ADJUST\_IC SYSCLK=IHRC/32, IHRC=16MHz, VDD=5V

After boot, CLKMD = 0x7C:

- ♦ IHRC frequency is calibrated to 16MHz@V<sub>DD</sub>=5V and IHRC module is enabled
- ♦ System CLK = IHRC/32 = 500KHz
- ♦ Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode



### (6) .ADJUST\_IC SYSCLK=ILRC, IHRC=16MHz, VDD=5V

After boot, CLKMD = 0xE4:

- ◆ IHRC frequency is calibrated to 16MHz@VpD=5V and IHRC module is disabled
- ♦ System CLK = ILRC
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

### (7) .ADJUST\_IC DISABLE

After boot, CLKMD is not changed (Do nothing):

- ♦ IHRC is not calibrated and IHRC module is disabled
- System CLK = ILRC or IHRC/64 (by Boot-up\_Time)
- ♦ Watchdog timer is enabled, ILRC is enabled, PA5 is in input mode

### 5.4.4. External Crystal Oscillator

If crystal oscillator is used, a crystal or resonator is required between X1 and X2. Fig. 2 shows the hardware connection under this application; the range of operating frequency of crystal oscillator can be from 32 KHz to 4MHz, depending on the crystal placed on; higher frequency oscillator than 4MHz is NOT supported.




Fig. 2: Connection of crystal oscillator

Besides crystal, external capacitor and options of PMS154C should be fine tuned in *eoscr* (0x0a) register to have good sinusoidal waveform. The *eoscr*.7 is used to enable crystal oscillator module, *eoscr*.6 and *eoscr*.5 are used to set the different driving current to meet the requirement of different frequency of crystal oscillator:

- ◆ eoscr.[6:5]=01 : Low driving capability, for lower frequency, ex: 32KHz crystal oscillator
- eoscr.[6:5]=10 : Middle driving capability, for middle frequency, ex: 1MHz crystal oscillator
- eoscr.[6:5]=11 : High driving capability, for higher frequency, ex: 4MHz crystal oscillator

Table 4 shows the recommended values of C1 and C2 for different crystal oscillator; the measured start-up time under its corresponding conditions is also shown. Since the crystal or resonator had its own characteristic, the capacitors and start-up time may be slightly different for different type of crystal or resonator, please refer to its specification for proper values of C1 and C2.

Frequency	C1	C2	Measured Start-up time	Conditions
4MHz	4.7pF	4.7pF	6ms	(eoscr[6:5]=11)
1MHz	10pF	10pF	11ms	(eoscr[6:5]=10)
32KHz	22pF	22pF	450ms	(eoscr[6:5]=01)

Table 4: Recommend values of C1 and C2 for crystal and resonator oscillators

When using the crystal oscillator, user must pay attention to the stable time of oscillator after enabling it, the stable time of oscillator will depend on frequency, crystal type, external capacitor and supply voltage. Before switching the system to the crystal oscillator, user must make sure the oscillator is stable; the reference program is shown as below:

```
void
        FPPA0 (void)
{
       . ADJUST_IC SYSCLK=IHRC/16, IHRC=16MHz, V<sub>DD</sub>=5V
       $
            EOSCR
                      Enable, 4Mhz;
                                         // EOSCR = 0b110_00000;
       $ T16M
                 EOSC,
                         /1, BIT13;
                                         // while T16.Bit13 0 => 1, Intrq.T16 => 1
                                         // suppose crystal EOSC is stable
      WORD
                 count
                                0;
      stt16
                 count;
      Intrq.T16 =
      while (; Intrq.T16) NULL;
                                         // count from 0x0000 to 0x2000, then trigger INTRQ.T16
      clkmd = 0xB4;
                                         // switch system clock to EOSC;
                                         // disable IHRC
      clkmd.4 = 0;
}
```

Please notice that the crystal oscillator should be fully turned off before entering the power-down mode, in order to avoid unexpected wakeup event.

#### 5.4.5. System Clock and LVR levels

The clock source of system clock comes from IHRC, ILRC or EOSC, the hardware diagram of system clock in the PMS154C is shown as Fig. 3.




Fig. 3: Options of System Clock

User can choose different operating system clock depends on its requirement; the selected operating system clock should be combined with supply voltage and LVR level to make system stable. The LVR level will be checked during compilation, and the lowest LVR levels can be chosen for different operating frequencies. Please refer to Section 4.1.

#### 5.4.6. System Clock Switching

After IHRC calibration, user may want to switch system clock to a new frequency or may switch system clock at any time to optimize the system performance and power consumption. Basically, the system clock of PGR431 can be switched among IHRC, ILRC and EOSC by setting the *clkmd* register at any time; system clock will be the new one after writing to *clkmd* register immediately. Please notice that the original clock module can NOT be turned off at the same time as writing command to *clkmd* register. The examples are shown as below and more information about clock switching, please refer to the "Help" -> "Application Note" -> "IC Introduction" -> "Register Introduction" -> CLKMD".

Case 1: Switching system clock from ILRC to IHRC/2

```
... // system clock is ILRC

CLKMD.4 = 1; // turn on IHRC first to improve anti-interference ability

CLKMD = 0x34; // switch to IHRC/2, ILRC CAN NOT be disabled here

// CLKMD.2 = 0; // if need, ILRC CAN be disabled at this time
```

Case 2: Switching system clock from ILRC to EOSC

```
... // system clock is ILRC

CLKMD = 0xA6; // switch to IHRC, ILRC CAN NOT be disabled here

CLKMD.2 = 0; // ILRC CAN be disabled at this time
...
```



turn off ILRC oscillator at the same time

Case 3: Switching system clock from IHRC/2 to ILRC system clock is IHRC/2 CLKMD // switch to ILRC, IHRC CAN NOT be disabled here 0xF4; CLKMD.4 IHRC CAN be disabled at this time 0; Case 4: Switching system clock from IHRC/2 to EOSC system clock is IHRC/2 **CLKMD** 0XB0; // switch to EOSC, IHRC CAN NOT be disabled here CLKMD.4 0; // IHRC CAN be disabled at this time Case 5: Switching system clock from IHRC/2 to IHRC/4 system clock is IHRC/2, ILRC is enabled here **CLKMD** 0X14; switch to IHRC/4 Case 6: System may hang if it is to switch clock and turn off original oscillator at the same time system clock is ILRC CAN NOT switch clock from ILRC to IHRC/2 and **CLKMD** 0x30;



### 5.5. 16-bit Timer (Timer16)

PMS154C provide a 16-bit hardware timer (Timer16/T16) and its clock source may come from system clock (CLK), internal high RC oscillator (IHRC), internal low RC oscillator (ILRC), external crystal oscillator (EOSC), PA0 or PA4. Before sending clock to the 16-bit counter, a pre-scaling logic with divided-by-1, 4, 16 or 64 is selectable for wide range counting. The 16-bit counter performs up-counting operation only, the counter initial values can be stored from data memory by issuing the *stt16* instruction and the counting values can be loaded to data memory by issuing the *ldt16* instruction. The interrupt request from Timer16 will be triggered by the selected bit which comes from bit[15:8] of this 16-bit counter, rising edge or falling edge can be optional chosen by register *integs.4*. The hardware diagram of Timer16 is shown as Fig. 4.




Fig. 4: Hardware diagram of Timer16

There are three parameters to define the Timer16 using;  $1_{st}$  parameter is used to define the clock source of Timer16,  $2_{nd}$  parameter is used to define the pre-scalar and the  $3_{rd}$  one is to define the interrupt source.

```
T16M IO_RW 0x06
$ 7~5: STOP, SYSCLK, X, PA4_F, IHRC, EOSC, ILRC, PA0_F // 1st par.
$ 4~3: /1, /4, /16, /64 // 2<sup>nd</sup> par.
$ 2~0: BIT8, BIT9, BIT10, BIT11, BIT12, BIT13, BIT14, BIT15 // 3<sup>rd</sup> par.
```

User can choose the proper parameters of T16M to meet system requirement, examples as below:

#### \$ T16M SYSCLK, /64, BIT15;

```
// choose (SYSCLK/64) as clock source, every 2^16 clock to set INTRQ.2=1 // if system clock SYSCLK = IHRC / 2 = 8 MHz // SYSCLK/64 = 8 MHz/64 = 8 uS, about every 524 mS to generate INTRQ.2=1
```

#### \$ T16M PA0, /1, BIT8;

// choose PA0 as clock source, every 2^9 to generate INTRQ.2=1 // receiving every 512 times PA0 to generate INTRQ.2=1

#### \$ T16M STOP;

// stop Timer16 counting



### 5.6. Watchdog Timer

The watchdog timer (WDT) is a counter with clock coming from ILRC. WDT can be cleared by power-on-reset or by command **wdreset** at any time. There are four different timeout periods of watchdog timer can be chosen by setting the **misc** register, it is:

- ◆ 8k ILRC clock period when misc[1:0]=00 (default)
- 16k ILRC clock period when misc[1:0]=01
- ◆ 64k ILRC clock period when misc[1:0]=10
- 256k ILRC clock period when misc[1:0]=11

The frequency of ILRC may drift a lot due to the variation of manufacture, supply voltage and temperature; user should reserve guard band for safe operation. Besides, the watchdog period will also be shorter than expected after Reset or Wakeup events. It is suggested to clear WDT by **wdreset** command after these events to ensure enough clock periods before WDT timeout.

When WDT is timeout, PMS154C will be reset to restart the program execution. The relative timing diagram of watchdog timer is shown as Fig. 5.




Fig. 5: Sequence of Watch Dog Time Out



### 5.7. Interrupt Controller

The hardware diagram of interrupt controller is shown as Fig. 6. There are total 7 interrupt sources for PMS154C: PA0, PB0, Timer16, Comparator, Timer2, Timer3, PWMG0. Among them, every interrupt request line to CPU has its own corresponding interrupt control bit to enable or disable it. All the interrupt request flags are set by hardware and cleared by writing *intrq* register. When the request flags are set, it can be rising edge, falling edge or both, depending on the setting of register *integs*. All the interrupt request lines are also controlled by *engint* instruction (enable global interrupt) to enable interrupt operation and *disgint* instruction (disable global interrupt) to disable it.




Fig. 6: Hardware diagram of Interrupt controller

The stack memory for interrupt is shared with data memory and its address is specified by stack register *sp.* Since the program counter is 16 bits width, the bit 0 of stack register *sp.* should be kept 0. Moreover, user can use *pushaf / popaf* instructions to store or restore the values of *ACC* and *flag* register *to / from* stack memory. Since the stack memory is shared with data memory, the stack position and level are arranged by the compiler in Mini-C project. When defining the stack level in ASM project, users should arrange their locations carefully to prevent address conflicts.



Once the interrupt occurs, its operation will be:

- ◆ The program counter will be stored automatically to the stack memory specified by register *sp.*
- ♦ New sp will be updated to sp+2.
- Global interrupt will be disabled automatically.
- ◆ The next instruction will be fetched from address 0x010.

During the interrupt service routine, the interrupt source can be determined by reading the *intrq* register.

Note: Even if INTEN=0, INTRQ will be still triggered by the interrupt source.

After finishing the interrupt service routine and issuing the *reti* instruction to return back, its operation will be:

- ◆ The program counter will be restored automatically from the stack memory specified by register sp.
- New sp will be updated to sp-2.
- Global interrupt will be enabled automatically.
- The next instruction will be the original one before interrupt.

User must reserve enough stack memory for interrupt, two bytes stack memory for one level interrupt and four bytes for two levels interrupt. And so on, two bytes stack memory is for *pushaf*. For interrupt operation, the following sample program shows how to handle the interrupt, noticing that it needs four bytes stack memory to handle interrupt and *pushaf*.



```
void Interrupt (void)
                               // interrupt service routine
{
     PUSHAF
                              // store ALU and FLAG register
    // If INTEN.PA0 will be opened and closed dynamically,
    // user can judge whether INTEN.PA0 =1 or not.
    // Example: If (INTEN.PA0 && INTRQ.PA0) {...}
    // If INTEN.PA0 is always enable,
    // user can omit the INTEN.PA0 judgement to speed up interrupt service routine.
     If (INTRQ.PA0)
                              // Here for PA0 interrupt service routine
     {
          INTRQ.PA0 = 0;
                             // Delete corresponding bit (take PA0 for example)
     }
    //X: INTRQ = 0;
                             // It is not recommended to use INTRQ = 0 to clear all at the end of
                            the
                             // interrupt service routine.
                            // It may accidentally clear out the interrupts that have just occurred
                            // and are not yet processed.
    POPAF
                            // restore ALU and FLAG register
```

#### 5.8. Power-Save and Power-Down

There are three operational modes defined by hardware: ON mode, Power-Save mode and Power-Down modes. ON mode is the state of normal operation with all functions ON, Power-Save mode ("stopexe") is the state to reduce operating current and CPU keeps ready to continue, Power-Down mode ("stopsys") is used to save power deeply. Therefore, Power-Save mode is used in the system which needs low operating power with wake-up occasionally and Power-Down mode is used in the system which needs power down deeply with seldom wake-up. Table 5 shows the differences in oscillator modules between Power-Save mode ("stopexe") and Power-Down mode ("stopsys").

Differences in oscillator modules between STOPSYS and STOPEXE			
	IHRC	ILRC	EOSC
STOPSYS	Stop	Stop	Stop
STOPEXE	No Change	No Change	No Change

Table 5: Differences in oscillator modules between STOPSYS and STOPEXE

#### 5.8.1. Power-Save mode ("stopexe")

Using "stopexe" instruction to enter the Power-Save mode, only system clock is disabled, remaining all the oscillator modules be active. For CPU, it stops executing; however, for Timer16, counter keep counting if its clock source is not the system clock. The wake-up sources for "stopexe" can be IO-toggle or Timer16 counts to set values when the clock source of Timer16 is IHRC or ILRC modules,or wakeup by comparator when setting GPCC.7=1 and GPCS.6=1 to enable the comparator wakeup function at the same time. Wake-up from input pins can be considered as a continuation of normal execution, the detail information for Power-Save mode shown below:

- IHRC and EOSC oscillator modules: No change, keep active if it was enabled
- ILRC oscillator modules: must remain enabled, need to start with ILRC when be wakening up
- System clock: Disable, therefore, CPU stops execution
- OTP memory is turned off
- Timer counter: Stop counting if the system clock is selected or the corresponding oscillator module is disabled; otherwise, it keeps counting. (The Timer contains TM16, TM2, TM3, PWMG0, PWMG1, and PWMG2.)
- Wake-up sources:
  - a. IO toggle wake-up: IO toggling in digital input mode (PxC bit is 0 and PxDIER bit is 1).
  - b. Timer wake-up: If the clock source of Timer is not the SYSCLK, the system will be wake-up when the Timer counter reaches the set value.
  - c. Comparator wake-up: It need setting GPCC.7=1 and GPCS.6=1 to enable the comparator wake-up function at the same time. Please note: the internal 1.20V bandgap reference voltage is not suitable for the comparator wake-up function

An example shows how to use Timer16 to wake-up from "stopexe":

```
$ T16M ILRC, /1, BIT8  // Timer16 setting
...

WORD count = 0;

STT16 count;

stopexe;
```



The initial counting value of Timer16 is zero and the system will be woken up after the Timer16 counts 256 ILRC clocks.

#### 5.8.2. Power-Down mode ("stopsys")

Power-Down mode is the state of deeply power-saving with turning off all the oscillator modules. By using the "stopsys" instruction, this chip will be put on Power-Down mode directly. It is recommend to set GPCC.7=0 to disable the comparator before the command "stopsys". The internal low frequency RC oscillator must be enabled before entering the Power-Down mode, means that bit 2 of register *clkmd* (0x03) must be set to high before issuing "*stopsys*" command in order to resume the system when wakeup. The following shows the internal status of PMS154C in detail when "*stopsys*" command is issued:

- All the oscillator modules are turned off
- OTP memory is turned off
- The contents of SRAM and registers remain unchanged
- Wake-up sources: IO toggle in digital mode (PxDIER bit is 1)

Wake-up from input pins can be considered as a continuation of normal execution. To minimize power consumption, all the I/O pins should be carefully manipulated before entering power-down mode. The reference sample program for power down is shown as below:

```
CMKMD =
              0xF4;
                             Change clock from IHRC to ILRC, disable watchdog timer
CLKMD.4 =
                             disable IHRC
              0:
while (1)
{
         STOPSYS:
                            //
                                 enter power-down
         if (...) break;
                            //
                                 if wakeup happen and check OK, then return to high speed,
                            //
                                 else stay in power-down mode again.
CLKMD
                                 Change clock from ILRC to IHRC/2
                            //
```



#### 5.8.3. Wake-up

After entering the Power-Down or Power-Save modes, the PMS154C can be resumed to normal operation by toggling IO pins, Wake-up from timer is available for Power-Save mode ONLY. Table 6 shows the differences in wake-up sources between STOPSYS and STOPEXE.

	Differences in wake-up sou	rces between STOPSYS and	STOPEXE
	IO Toggle	Timer wake-up	Comparator wake-up
STOPSYS	Yes	No	No
STOPEXE	Yes	Yes	Yes

Table 6: Differences in wake-up sources between Power-Save mode and Power-Down mode

When using the IO pins to wake-up the PMS154C, registers *pxdier* should be properly set to enable the wake-up function for every corresponding pin. The time for normal wake-up is about 3,000 ILRC clocks counting from wake-up event; fast wake-up can be selected to reduce the wake-up time by *misc* register, and the time for fast wake-up is about 45 ILRC clocks from IO toggling.

Suspend mode	Wake-up mode	Wake-up time (twup) from IO toggle
STOPEXE suspend		45 * Tilrc.
or	Fast wake-up	,
STOPSYS suspend		Where T <sub>ILRC</sub> is the time period of ILRC
STOPEXE suspend		3000 * T <sub>ILRC</sub> ,
or	Normal wake-up	·
STOPSYS suspend		Where T <sub>ILRC</sub> is the clock period of ILRC

Table 7: Wake-up time of toggling IO pin

Please notice that when Code Option is set to Fast boot-up, no matter which wake-up mode is selected in *misc.5*, the wake-up mode will be forced to be FAST. If Normal boot-up is selected, the wake-up mode is determined by *misc.5*.



#### 5.9. IO Pins

Other than PA5, all the pins can be independently set into two states output or input by configuring the data registers (*pa/pb*), control registers (*pac/pbc*) and pull-high registers (*paph/pbph*). All these pins have Schmitt-trigger input buffer and output driver with CMOS level. When it is set to output low, the pull-high resistor is turned off automatically. If user wants to read the pin state, please notice that it should be set to input mode before reading the data port; if user reads the data port when it is set to output mode, the reading data comes from data register, NOT from IO pad. As an example, Table 7 shows the configuration table of bit 0 of port A. The hardware diagram of IO buffer is also shown as Fig. 8.

pa.0	pac.0	paph.0	Description
Х	0	0	Input without pull-high resistor
Χ	0	1	Input with pull-high resistor
0	1	Х	Output low without pull-high resistor(pull-high resistor turns off automatically)
1	1	0	Output high without pull-high resistor
1	1	1	Output high with pull-high resistor

Table 8: PA0 Configuration Table




Fig. 7: Hardware diagram of IO buffer

Most IOs can be adjusted their Driving or Sinking current capability to Normal or Low by code option Drive.

Other than PA5, all the IO pins have the same structure; PA5 can be open-drain ONLY when setting to output mode (without Q1). When PMS154C put in power-down or power-save mode, every pin can be used to wake-up system by toggling its state. Therefore, those pins needed to wake-up system must be set to input mode and set the corresponding bits of registers *pxdier* to high. The same reason, *padier.0* should be set to high when PA0 is used as external interrupt pin.



#### 5.10. Reset

#### 5.10.1. Reset

There are many causes to reset the PMS154C, once reset is asserted, all the registers in PMS154C will be set to default values, system should be restarted once abnormal cases happen, or by jumping program counter to address 0x00.

After a power-on reset or LVR reset occurs, if VDD is greater than VDR (data storage voltage), the value of the data memory will be retained, but if the SRAM is cleared after re-power, the data cannot be retained; if VDD is less than VDR, the data The value of the memory will be turned into an unknown state that is in an indeterminate state.

If a reset occurs, and there is an instruction or syntax to clear SRAM in the program, the previous data will be cleared during program initialization and cannot be retained.

The content will be kept when reset comes from PRSTB pin or WDT timeout.

#### 5.10.2. LVR reset

By code option *LVR*, there are many different levels of LVR for reset. Usually, user selects LVR reset level to be in conjunction with operating frequency and supply voltage.

#### 5.11. VDD/2 Bias Voltage Generator

This function can be enabled by  $\it{misc.4}$  and code option  $\it{LCD2}$ . To use this function, user must select  $\it{PB0\_A034}$  for  $\it{LCD2}$  and set  $\it{misc.4}$  to 1 in the program. Those pins which are defined to output VDD/2 voltage are PB0, PA0, PA4 and PA3 during input mode, being used as COM function for LCD application. If user wants to output  $V_{DD}$ , VDD/2, GND three levels voltage, the corresponding pins must be set to output-high for  $V_{DD}$ , enabling VDD/2 bias voltage with input mode for VDD/2, and output-low for GND correspondingly, Fig.8 shows how to use this function.




Fig. 8: Using VDD/2 bias voltage generator



### 5.12. Comparator

One hardware comparator is built inside the PMS154C; Fig. 9 shows its hardware diagram. It can compare signals between two pins or with either internal reference voltage V<sub>internal R</sub> or internal bandgap reference voltage. The two signals to be compared, one is the plus input and the other one is the minus input. For the minus input of comparator can be PA3, PA4, Internal bandgap 1.20V, PB6, PB7 or V<sub>internal R</sub> selected by bit [3:1] of *gpcc* register, and the plus input of comparator can be PA4 or V<sub>internal R</sub> selected by bit 0 of gpcc register.

The comparator result can be selected through gpcs.7 to forcibly output to PA0 whatever input or output state. It can be a direct output or sampled by Timer2 clock (TM2\_CLK) which comes from Timer2 module. The output polarity can be also inverted by setting gpcc.4 register, the comparator output can be used to request interrupt service or read through gpcc.6.




Fig. 9: Hardware diagram of comparator



#### 5.12.1. Internal reference voltage (V<sub>internal R</sub>)

The internal reference voltage V<sub>internal R</sub> is built by series resistance to provide different level of reference voltage, bit 4 and bit 5 of *gpcs* register are used to select the maximum and minimum values of V<sub>internal R</sub> and bit [3:0] of *gpcs* register are used to select one of the voltage level which is deivided-by-16 from the defined maximum level to minimum level. Fig. 10 to Fig. 13 shows four conditions to have different reference voltage V<sub>internal R</sub>. By setting the *gpcs* register, the internal reference voltage V<sub>internal R</sub> can be ranged from (1/32)\*V<sub>DD</sub> to (3/4)\*V<sub>DD</sub>.




Fig. 10: Vinternal R hardware connection if gpcs.5=0 and gpcs.4=0




Fig. 11: V<sub>internal R</sub> hardware connection if gpcs.5=0 and gpcs.4=1




Fig. 12: V<sub>internal R</sub> hardware connection if gpcs.5=1 and gpcs.4=0




Fig. 13: Vinternal R hardware connection if gpcs.5=1 and gpcs.4=1



#### 5.12.2. Using the comparator

#### Case 1:

Choosing PA3 as minus input and  $V_{internal\ R}$  with (18/32)\* $V_{DD}$  voltage level as plus input.  $V_{internal\ R}$  is configured as the above Figure "gpcs[5:4] = 2b'00" and gpcs [3:0] = 4b'1001 (n=9) to have  $V_{internal\ R}$  = (1/4)\* $V_{DD}$  + [(9+1)/32]\* $V_{DD}$  = [(9+9)/32]\* $V_{DD}$  = (18/32)\* $V_{DD}$ .

```
// V_{internal R} = V_{DD}^* (18/32)
          = 0b0_0_0_0_1001;
gpcs
          = 0b1_0_0_0_0000_0;
                                         // enable comp, - input: PA3, + input: V<sub>internal R</sub>
gpcc
                                         // disable PA3 digital input to prevent leakage current
padier
          = 0bxxxx_0_xx;
or
$ GPCS
            V<sub>DD</sub>*18/32;
$ GPCC
            Enable, N_PA3, P_R;
                                        // - input: N_x x_i + input: P_R(V_{internal R})
PADIER = 0bxxxx\_0\_xxx;
```

#### Case 2:

Choosing  $V_{internal\ R}$  as minus input with  $(22/40)^*V_{DD}$  voltage level and PA4 as plus input, the comparator result will be inversed and then output to PA0.  $V_{internal\ R}$  is configured as the above Figure "gpcs[5:4] = 2b'10" and gpcs [3:0] = 4b'1101 (n=13) to have  $V_{internal\ R} = (1/5)^*V_{DD} + [(13+1)/40]^*V_{DD} = [(13+9)/40]^*V_{DD} = (22/40)^*V_{DD}$ .

```
gpcs= 0b1_-0_-10_-1101;// output to PAO, V_{internal\ R} = V_{DD}^*(22/40)gpcc= 0b1_-0_-0_-1_-011_-1;// Inverse output, - input: V_{internal\ R}, + input: PA4padier= 0bxxxx_-0_-xxx;// disable PA4 digital input to prevent leakage currentor$ GPCSOutput, V_{DD}^*22/40;$ GPCCEnable, Inverse, N_-R, P_-PA4; // - input: N_-R(V_{internal\ R}), + input: P_-xxPADIER= 0bxxx_-0_-xxxx;
```

Note: When selecting output to PA0 output, GPCS will affect the PA3 output function in ICE. Though the IC is fine, be careful to avoid this error during emulation.



#### 5.12.3. Using the comparator and bandgap 1.20V

The internal bandgap module provides a stable 1.20V output, and it can be used to measure the external supply voltage level. The band-gap 1.20V is selected as minus input of comparator and V<sub>internal R</sub> is selected as plus input, the supply voltage of V<sub>internal R</sub> is V<sub>DD</sub>, the VDD voltage level can be detected by adjusting the voltage level of V<sub>internal R</sub> to compare with bandgap. If N (*gpcs*[3:0] in decimal) is the number to let V<sub>internal R</sub> closest to bandgap 1.20 volt, the supply voltage VDD can be calculated by using the following equations:

```
For using Case 1: V_{DD} = [32 / (N+9)] * 1.20 \text{ volt};
For using Case 2: V_{DD} = [24 / (N+1)] * 1.20 \text{ volt};
For using Case 3: V_{DD} = [40 / (N+9)] * 1.20 \text{ volt};
For using Case 4: V_{DD} = [32 / (N+1)] * 1.20 \text{ volt};
```

#### Case 1:



#### 5.13. 8-bit Timer with PWM generation (Timer2, Timer3)

Two 8-bit hardware timers (Timer2/TM2, Timer3/TM3) with PWM generation are implemented in the PMS154C, Timer2 is used as the example to describe its function due to these two 8-bit timers are the same. Please refer to Fig. 14 shown its hardware diagram, the clock sources of Timer2 may come from system clock, internal high RC oscillator (IHRC) or, internal low RC oscillator (ILRC), external crystal oscillator (EOSC), PA0, PA4, PB0 or comparator. Bit[7:4] of register tm2c are used to select the clock source of Timer2. Please notice that if IHRC is selected for Timer2 clock source, the clock sent to Timer2 will keep running when using ICE in halt state. According to the setting of register tm2c[3:2], Timer2 output can be selectively output to PB2, PA3 or PB4(Timer3 count output can be selected as PB5, PB6 or PB7). At this point, regardless of whether PX.x is the input or output state, Timer2( or Timer3) signal will be forced to output. A clock pre-scaling module is provided with divided-by-1, 4, 16, and 64 options, controlled by bit [6:5] of tm2s register; one scaling module with divided-by-1~32 is also provided and controlled by bit [4:0] of tm2s register. In conjunction of pre-scaling function and scaling function, the frequency of Timer2 clock (TM2\_CLK) can be wide range and flexible.

The Timer2 counter performs 8-bit up-counting operation only; the counter values can be set or read back by tm2ct register. The 8-bit counter will be clear to zero automatically when its values reach for upper bound register, the upper bound register is used to define the period of timer or duty of PWM. There are two operating modes for Timer2: period mode and PWM mode; period mode is used to generate periodical output waveform or interrupt event; PWM mode is used to generate PWM output waveform with optional 6-bit or 8-bit PWM resolution, Fig. 15 shows the timing diagram of Timer2 for both period mode and PWM mode.




Fig. 14: Timer2 hardware diagram






Fig. 15: Timing diagram of Timer2 in period mode and PWM mode (tm2c.1=1)

#### 5.13.1. Using the Timer2 to generate periodical waveform

If periodical mode is selected, the duty cycle of output is always 50%; its frequency can be summarized as below:

#### Frequency of Output = $Y \div [2 \times (K+1) \times S1 \times (S2+1)]$

Where, Y = tm2c[7:4]: frequency of selected clock source K = tm2b[7:0]: bound register in decimal S1 = tm2s[6:5]: pre-scalar (S1= 1, 4, 16, 64)

S2 = tm2s[4:0]: scalar register in decimal (S2= 0 ~ 31)

#### Example 1:

tm2c = 0b0001\_1000, Y=8MHz tm2b = 0b0111\_1111, K=127 tm2s = 0b0\_00\_00000, S1=1, S2=0

 $\rightarrow$  frequency of output = 8MHz  $\div$  [ 2 x (127+1) x 1 x (0+1)] = 31.25KHz

#### Example 2:

tm2c = 0b0001\_1000, Y=8MHz tm2b = 0b0111\_1111, K=127 tm2s[7:0] = 0b0\_11\_11111, S1=64, S2 = 31  $\rightarrow$  frequency = 8MHz  $\div$  (2 × (127+1) × 64 × (31+1)) =15.25Hz

#### Example 3:

tm2c = 0b0001\_1000, Y=8MHz tm2b = 0b0000\_1111, K=15 tm2s = 0b0\_00\_00000, S1=1, S2=0  $\rightarrow$  frequency = 8MHz  $\div$  (2 × (15+1) × 1 × (0+1)) = 250KHz

```
Example 4:
```

```
tm2c = 0b0001_1000, Y=8MHz

tm2b = 0b0000_0001, K=1

tm2s = 0b0_00_00000, S1=1, S2=0

\rightarrow frequency = 8MHz \div (2 × (1+1) × 1 × (0+1)) =2MHz
```

The sample program for using the Timer2 to generate periodical waveform to PA3 is shown as below:

#### 5.13.2. Using the Timer2 to generate 8-bit PWM waveform

If 8-bit PWM mode is selected, it should set *tm2c*[1]=1 and *tm2s*[7]=0, the frequency and duty cycle of output waveform can be summarized as below:

```
Frequency of Output = Y \div [256 \times S1 \times (S2+1)]
```

Duty of Output =  $[(K+1) \div 256] \times 100\%$ 

```
Where, Y = tm2c[7:4]: frequency of selected clock source K = tm2b[7:0]: bound register in decimal S1 = tm2s[6:5]: pre-scalar (S1= 1, 4, 16, 64) S2 = tm2s[4:0]: scalar register in decimal (S2= 0 ~ 31)
```

#### Example 1:

```
tm2c = 0b0001_1010, Y=8MHz

tm2b = 0b0111_1111, K=127

tm2s = 0b0_00_00000, S1=1, S2=0

\rightarrow frequency of output = 8MHz \div ( 256 × 1 × (0+1) ) = 31.25KHz

\rightarrow duty of output = [(127+1) \div 256] × 100% = 50%
```

#### Example 2:

```
tm2c = 0b0001_1010, Y=8MHz

tm2b = 0b0111_1111, K=127

tm2s = 0b0_11_11111, S1=64, S2=31

\rightarrow frequency of output = 8MHz \div ( 256 \times 64 \times (31+1) ) = 15.25Hz

\rightarrow duty of output = [(127+1) \div 256] \times 100% = 50%
```



#### Example 3:

```
tm2c = 0b0001_1010, Y=8MHz

tm2b = 0b1111_1111, K=255

tm2s = 0b0_00_00000, S1=1, S2=0

\rightarrow frequency of output = 8MHz \div ( 256 × 1 × (0+1) ) = 31.25KHz

\rightarrow duty of output = [(255+1) \div 256] × 100% = 100%

Example 4:

tm2c = 0b0001_1010, Y=8MHz

tm2b = 0b0000_1001, K = 9
```

```
tm2c = 0b0001_1010, Y=8MHz

tm2b = 0b0000_1001, K = 9

tm2s = 0b0_00_00000, S1=1, S2=0

\rightarrow frequency of output = 8MHz \div ( 256 \times 1 \times (0+1) ) = 31.25KHz

\rightarrow duty of output = [(9+1) \div 256] \times 100% = 3.9%
```

The sample program for using the Timer2 to generate PWM waveform from PA3 is shown as below:

#### 5.13.3. Using the Timer2 to generate 6-bit PWM waveform

If 6-bit PWM mode is selected, it should set *tm2c*[1]=1 and *tm2s*[7]=1, the frequency and duty cycle of output waveform can be summarized as below:

### Frequency of Output = $Y \div [64 \times S1 \times (S2+1)]$

Duty of Output =  $[(K+1) \div 64] \times 100\%$ 

Where, tm2c[7:4] = Y: frequency of selected clock source

tm2b[7:0] = K: bound register in decimal

tm2s[6:5] = S1 : pre-scalar (S1= 1, 4, 16, 64)

tm2s[4:0] = S2 : scalar register in decimal (S2= 0 ~ 31)

#### Example 1:

tm2c = 0b0001\_1010, Y=8MHz

 $tm2b = 0b0001_11111, K=31$ 

tm2s = 0b1\_00\_00000, S1=1, S2=0

→ frequency of output = 8MHz  $\div$  (64 x 1 x (0+1)) = 125KHz

 $\rightarrow$  duty = [(31+1)  $\div$  64]  $\times$  100% = 50%

#### Example 2:

tm2c = 0b0001 1010, Y=8MHz

 $tm2b = 0b0001_11111, K=31$ 

tm2s = 0b1 11 11111, S1=64, S2=31

 $\rightarrow$  frequency of output = 8MHz  $\div$  (64 × 64 × (31+1)) = 61.03Hz

 $\rightarrow$  duty of output = [(31+1)  $\div$  64]  $\times$  100% = 50%

#### Example 3:

 $tm2c = 0b0001_1010, Y=8MHz$ 

 $tm2b = 0b0011_11111, K=63$ 

tm2s = 0b1 00 00000, S1=1, S2=0

 $\rightarrow$  frequency of output = 8MHz  $\div$  (64 x 1 x (0+1)) = 125KHz

→ duty of output =  $[(63+1) \div 64] \times 100\% = 100\%$ 

#### Example 4:

 $tm2c = 0b0001_1010, Y=8MHz$ 

tm2b = 0b0000 0000, K=0

 $tm2s = 0b1_00_00000$ , S1=1, S2=0

 $\rightarrow$  Frequency = 8MHz  $\div$  (64 x 1 x (0+1)) = 125KHz

→ Duty =  $[(0+1) \div 64] \times 100\% = 1.5\%$ 



#### 5.14. 11-bit PWM generation

Three 11-bit hardware PWM generators (PWMG0, PWMG1 & PWMG2) are implemented in the PMS154C. PWMG0 is used as the example to describe its functions due to all of them are almost the same.

Their individual outputs are listed as below:

- PWMG0 PA0, PB4, PB5
- PWMG1 PA4, PB6, PB7
- PWMG2 PA3, PB2, PB3, PA5 (Note: PA5 open drain output only, users need to enable the internal pull-high resistor or add an external pull-high resistor when using, and ICE does not support PA5 PWM function.)

#### 5.14.1. PWM Waveform

A PWM output waveform (Fig. 16) has a time-base ( $T_{Period} = Time$  of Period) and a time with output high level (Duty Cycle). The frequency of the PWM output is the inverse of the period ( $f_{PWM} = 1/T_{Period}$ ), the resolution of the PWM is the clock count numbers for one period (N bits resolution,  $2^N \times T_{clock} = T_{Period}$ ).




Fig. 16: PWM Output Waveform



#### 5.14.2. Hardware and Timing Diagram

Fig. 17 shows the hardware diagram of 11-bit Timer. The clock source can be IHRC or system clock . Depending on the setting of register PWMC, PWM can be optionally output to PA0, PB4 or PB5. At this point, PWM signal will be forced to output regardless of whether PX.x is the input or output state. The period of PWM waveform is defined in the PWM upper bond high and low registers, the duty cycle of PWM waveform is defined in the PWM duty high and low registers.




Fig. 17: Hardware Diagram of 11-bit PWM Generator 0 (PWMG0)




Fig. 18: Output Timing Diagram of 11-bit PWM Generator

#### 5.14.3. Equations for 11-bit PWM Generator

```
PWM Frequency FPWM = F clock source ÷ [ P × (K + 1) × (CB10_1 + 1) ]
PWM Duty(in time) = (1 / FPWM) × ( DB10_1 + DB0 × 0.5 + 0.5) ÷ (CB10_1 + 1)
PWM Duty(in percentage) = ( DB10_1 + DB0 × 0.5 + 0.5) ÷ (CB10_1 + 1) × 100%
Where, P = PWMGxS [6:5] : pre-scalar (P = 1, 4, 16, 64)
K = PWMGxS [4:0] : scalar in decimal (K = 0 ~ 31)
DB10_1 = Duty_Bound[10:1] = {PWMGxDTH[7:0], PWMGxDTL[7:6]}, duty bound
DB0 = Duty_Bound[0] = PWMGxDTL[5]
CB10_1 = Counter_Bound[10:1] = {PWMGxCUBH[7:0], PWMGxCUBL[7:6]}, counter bound
```

#### 5.14.4. Complementary PWM with Dead Zones

Users can use two 11bit PWM generators to output two complementary PWM waveforms with dead zones. Take PWMG0 output PWM0, PWMG1 output PWM1 as an example, the program reference is as follows.

In addition, Timer2 and Timer3 can also output 8-bit PWM waveforms with complementary dead zones of two bands. The principle is similar to this, and it will not be described in detail.

```
#define dead_zone_R 2
                                Control dead-time before rising edge of PWM1
                            //
#define dead zone F 3
                            //
                                Control dead-time after falling edge of PWM1
void
       FPPA0 (void)
{
 .ADJUST IC
               SYSCLK=IHRC/16, IHRC=16MHz, VDD=5V;
 //....
 Byte duty
                                //
                                     Represents the duty cycle of PWM0
                    60;
                                     Represents the duty cycle of PWM1
 Byte _duty
                    100 - duty;
 //****** Set the counter upper bound and duty cycle *********
                    0x00;
 PWMG0DTL
 PWMG0DTH
                    duty;
 PWMG0CUBL
                    0x00;
 PWMG0CUBH =
                    100;
 PWMG1DTL
                    0x00;
 PWMG1DTH
                    _duty - dead_zone_F;
 //Use duty cycle to adjust the dead-time after the falling edge of PWM1
 PWMG1CUBL
                    0x00;
 PWMG1CUBH =
                    100;
                            // The above values are assigned before enable PWM output
```



The PWM0 / PWM1 waveform obtained by the above program is shown in Fig. 19.




Fig. 19: Two complementary PWM waveforms with dead zones



Users can modify the **dead\_zone\_R** and **dead\_zone\_F** values in the program to adjust the dead-time. Table 9 provides data corresponding to different dead-time for users' reference. Where, if dead-time = 4us, then there are dead zones of 4us before and after PWM1 high level.

dead-time (us)	dead_zone_R	dead_zone_F
4 (minimum)	0	2
6	2	3
8	4	4
10	6	5
12	8	6
14	10	7

Table 9: The value of dead-time for reference

**Dead\_zone\_R** and **dead\_zone\_F** need to work together to get an ideal dead-time. If user wants to adjust other dead-time, please note that **dead\_zone\_R** and **dead\_zone\_F** need to meet the following criteria:

dead_zone_R	dead_zone_F
1/2/3	> 1
4/5/6/7	> 2
8/9	> 3



## 6. IO Registers

6.1. ACC Status Flag Register (flag), IO address = 0x00

Bit	Reset	R/W	Description
7 – 4	-	-	Reserved. These four bits are "1" when read.
3	-	R/W	OV (Overflow). This bit is set whenever the sign operation is overflow.
2	-	R/W	AC (Auxiliary Carry). There are two conditions to set this bit, the first one is carry out of low nibble in addition operation, and the other one is borrow from the high nibble into low nibble in subtraction operation.
1	-	R/W	C (Carry). There are two conditions to set this bit, the first one is carry out in addition operation, and the other one is borrow in subtraction operation. Carry is also affected by shift with carry instruction.
0	-	R/W	Z (Zero). This bit will be set when the result of arithmetic or logic operation is zero; Otherwise, it is cleared.

6.2. Stack Pointer Register (sp), IO address = 0x02

Bit	Reset	R/W	Description	
7 0	7-0 - RA		DΛΛ	Stack Pointer Register. Read out the current stack pointer, or write to change the stack
1 - 0		IX/ V V	pointer. Please notice that bit 0 should be kept 0 due to program counter is 16 bits.	

6.3. Clock Mode Register (clkmd), IO address = 0x03

Bit	Reset	R/W	Descr	ription
			System clo	ck selection
			Type 0, clkmd[3]=0	Type 1, clkmd[3]=1
			000: IHRC/4	000: IHRC/16
			001: IHRC/2	001: IHRC/8
7 – 5	111	R/W	010: reserved	010: ILRC/16 (ICE does NOT Support.)
7-3	111	17/ / /	011: EOSC/4	011: IHRC/32
			100: EOSC/2	100: IHRC/64
			101: EOSC	101: EOSC/8
			110: ILRC/4	Others: reserved
			111: ILRC (default)	
4	1	R/W	IHRC oscillator Enable. 0 / 1: disable / enable	
3	0	R/W	Clock Type Select. This bit is used to select th	e clock type in bit [7:5].
3	U	U R/VV	0 / 1: Type 0 / Type 1	
2		1 R/W	ILRC Enable. 0 / 1: disable / enable	
	ı		If ILRC is disabled, watchdog timer is also disa	abled.
1	1	R/W	Watch Dog Enable. 0 / 1: disable / enable	
0	0	R/W	Pin PA5/PRSTB function. 0 / 1: PA5 / PRSTB.	



6.4. Interrupt Enable Register (inten), IO address = 0x04

Bit	Reset	R/W	Description
7	-	R/W	Enable interrupt from Timer3. 0 / 1: disable / enable.
6	-	R/W	Enable interrupt from Timer2. 0 / 1: disable / enable.
5	-	R/W	Enable interrupt from PWMG0. 0 / 1: disable / enable.
4	-	R/W	Enable interrupt from comparator. 0 / 1: disable / enable.
3	-	R/W	Reserved.
2	-	R/W	Enable interrupt from Timer16 overflow. 0 / 1: disable / enable.
1	-	R/W	Enable interrupt from PB0. 0 / 1: disable / enable.
0	-	R/W	Enable interrupt from PA0. 0 / 1: disable / enable.

6.5. Interrupt Reguest Register (intrg), IO address = 0x05

Bit	Reset	•	Description		
DIL	I/E2EI	17/44	•		
7		- R/W	Interrupt Request from Timer3, this bit is set by hardware and cleared by software.		
	_	17/77	0 / 1: No request / Request		
		DAM	Interrupt Request from Timer2, this bit is set by hardware and cleared by software.		
6	-	R/W	0 / 1: No request / Request		
_		D 444	Interrupt Request from PWMG0, this bit is set by hardware and cleared by software.		
5	- R/W	R/VV	0 / 1: No request / Request		
4	- R/V	DAM	Interrupt Request from comparator, this bit is set by hardware and cleared by software.		
4		-   -	I	-	K/VV
3	-	-	Reserved.		
		D 444	Interrupt Request from Timer16, this bit is set by hardware and cleared by software.		
2	-	R/W	0 / 1: No request / Request		
	- 1	D 447	Interrupt Request from pin PB0, this bit is set by hardware and cleared by software.		
1		R/W	0 / 1: No request / Request		
		D 44'	Interrupt Request from pin PA0, this bit is set by hardware and cleared by software.		
0	-	-	R/W	0 / 1: No request / Request	



6.6. Timer 16 mode Register (t16m), IO address = 0x06

Bit	Reset	R/W	Description
7 – 5	000	R/W	Timer Clock source selection  000: Timer 16 is disabled  001: CLK (system clock)  010: reserved  011: PA4 falling edge (from external pin)  100: IHRC  101: EOSC  110: ILRC
			111: PA0 falling edge (from external pin)
4-3	00	R/W	Internal clock divider.  00: /1  01: /4  10: /16  11: /64
2-0	000	R/W	Interrupt source selection. Interrupt event happens when selected bit is changed.  0: bit 8 of Timer16  1: bit 9 of Timer16  2: bit 10 of Timer16  3: bit 11 of Timer16  4: bit 12 of Timer16  5: bit 13 of Timer16  6: bit 14 of Timer16  7: bit 15 of Timer16

6.7. External Oscillator setting Register (eoscr. write only), IO address = 0x0a

Bit	Reset	R/W	Description
7	0	WO	Enable external crystal oscillator. 0 / 1 : Disable / Enable
			External crystal oscillator selection.
			00 : reserved
6 – 5	00	WO	01 : Low driving capability, for lower frequency, ex: 32KHz crystal oscillator
			10 : Middle driving capability, for middle frequency, ex: 1MHz crystal oscillator
			11 : High driving capability, for higher frequency, ex: 4MHz crystal oscillator
4 – 1	-	ı	Reserved. Please keep 0 for future compatibility.
			Power-down the Bandgap and LVR hardware modules. 0 / 1: normal / power-down.
0	0	WO	Note: If bandgap be disabled, there will only ILRC/T16/TM2/TM3 and I/O function can be
			used.



6.8. Interrupt Edge Select Register (integs), IO address = 0x0c

Bit	Reset	R/W	Description
7 – 5	-	WO	Reserved.
			Timer16 edge selection.
4	0	WO	0 : rising edge to trigger interrupt
			1 : falling edge to trigger interrupt
			PB0 edge selection.
			00 : both rising edge and falling edge to trigger interrupt
3 – 2	00	WO	01 : rising edge to trigger interrupt
			10 : falling edge to trigger interrupt
			11 : reserved.
			PA0 edge selection.
			00 : both rising edge and falling edge to trigger interrupt
1 – 0	00	WO	01 : rising edge to trigger interrupt
			10 : falling edge to trigger interrupt
			11 : reserved.

6.9. Port A Digital Input Enable Register (padier), IO address = 0x0d

Bit	Reset	R/W	Description
7 – 3	11111	WO	Enable PA7~PA3 digital input and wake up event. 1 / 0 : enable / disable.
1-3			When this bit is "0", the function is disable to wake up from PA7~PA3.
2 – 1	-	-	Reserved. (keep 00 for future compatibility)
0	1	WO	Enable PA0 digital input, wake up event and interrupt request. 1 / 0 : enable / disable. When this bit is "0", the function is disable wake up from PA0 and interrupt request from this pin.

6.10. Port B Digital Input Enable Register (pbdier), IO address = 0x0e

Bit	Reset	R/W	Description
7 – 1		WO	Enable PB7~PB1 digital input and wake up event. 1 / 0 : enable / disable.  When this bit is "0", the function is disable wake up from PB7~PB1.
0	0xFF	WO	Enable PB0 digital input, wake up event and interrupt request. 1 / 0 : enable / disable. When this bit is "0", the function is disable wake up from PB0 and interrupt request from this pin.

6.11. Port A Data Registers (pa), IO address = 0x10

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Data registers for Port A.

6.12. Port A Control Registers (pac), IO address = 0x11

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Port A control registers. This register is used to define input mode or output mode for each corresponding pin of port A. 0 / 1: input / output.



6.13. Port A Pull-High Registers (paph), IO address = 0x12

Bit	Reset		Description
7 – 0	0x00	R/W	Port A pull-high registers. This register is used to enable the internal pull-high device on each corresponding pin of port A. 0 / 1 : disable / enable

6.14. Port B Data Registers (pb), IO address = 0x14

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Data registers for Port B.

6.15. Port B Control Registers (pbc), IO address = 0x15

Bit	Reset		Description
7 – 0	0x00	R/W	Port B control registers. This register is used to define input mode or output mode for each corresponding pin of port B. 0 / 1: input / output.

6.16. Port B Pull-High Registers (pbph), IO address = 0x16

			0 0 11 71
Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Port B pull-high registers. This register is used to enable the internal pull-high device on each corresponding pin of port B. 0 / 1 : disable / enable

6.17. MISC Register (*misc*), IO address = 0x08

Bit	Reset	R/W	Description
7 – 6	-	-	Reserved. (keep 0 for future compatibility)
			Enable fast Wake up. Fast wake-up is NOT supported when EOSC is enabled.
			0: Normal wake up.
5	0	WO	The wake-up time is 3000 ILRC clocks (Not for fast boot-up)
			1: Fast wake up.
			The wake-up time is 45 ILRC clocks.
			Enable VDD/2 bias voltage generator
			0 / 1 : Disable / Enable (ICE cannot be dynamically switched)
4	0	WO	If Code Option selects LCD output, but MISC.4 does not set to 1, then the VDD/2 bias
			cannot be output on the IC. However, the emulator is always OK. Two above phenomena
			are different.
3	-	-	Reserved.
2	0	WO	Disable LVR function.
	0	WO	0 / 1 : Enable / Disable
			Watch dog time out period
			00: 8k ILRC clock period
1 – 0	00	WO	01: 16k ILRC clock period
			10: 64k ILRC clock period
			11: 256k ILRC clock period



6.18. Timer2 Control Register (tm2c), IO address = 0x1c

			or Register (tinize), to address = 0x10
Bit	Reset	R/W	Description
7 – 4	0000	R/W	Timer2 clock selection.  0000 : disable  0001 : CLK  0010 : IHRC  0011 : EOSC  0100 : ILRC  0101 : comparator output  1000 : PA0 (rising edge)  1001 : ~PA0 (falling edge)  1010 : PB0 (rising edge)  1011 : ~PB0 (falling edge)  1100 : PA4 (rising edge)  1101 : ~PA4 (falling edge)  Others: reserved  Notice: In ICE mode and IHRC is selected for Timer2 clock, the clock sent to Timer2 does  NOT be stopped, Timer2 will keep counting when ICE is in halt state.
3-2	00	R/W	Timer2 output selection.  00 : disable  01 : PB2  10 : PA3  11 : PB4
1	0	R/W	Timer2 mode selection. 0 / 1 : period mode / PWM mode
0	0	R/W	Enable to inverse the polarity of Timer2 output.  0 / 1: disable / enable

## 6.19. Timer2 Counter Register (tm2ct), IO address = 0x1d

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Bit [7:0] of Timer2 counter register.

6.20. Timer2 Scalar Register (tm2s), IO address = 0x17

<u> </u>	inition of the state of the sta				
Bit	Reset	R/W	Description		
7	0	WO	PWM resolution selection. 0:8-bit 1:6-bit		
6 – 5	00	WO	Timer2 clock pre-scalar. $00: \div 1$ $01: \div 4$ $10: \div 16$ $11: \div 64$		
4 – 0	00000	WO	Timer2 clock scalar.		



## 6.21. Timer2 Bound Register (tm2b), IO address = 0x09

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Timer2 bound register.

6.22. Timer3 Control Register (tm3c), IO address = 0x32

6.22.	imer3 Control Register (tm3c), IO address = 0x32				
Bit	Reset	R/W	Description		
7 – 4	0000	R/W	Timer3 clock selection.  0000: disable  0001: CLK  0010: IHRC  0011: EOSC  0100: ILRC  0101: comparator output  1000: PA0 (rising edge)  1001: ~PA0 (falling edge)  1010: PB0 (rising edge)  1011: ~PB0 (falling edge)  1100: PA4 (rising edge)  1101: ~PA4 (fising edge)  100: PA5 (falling edge)  1101: ~PA6 (falling edge)  1101: ~PA7 (falling edge)  1101: ~PA8 (falling edge)  Others: reserved  Notice: In ICE mode and IHRC is selected for Timer3 clock, the clock sent to Timer3 does  NOT be stopped, Timer3 will keep counting when ICE is in halt state.		
3-2	00	R/W	Timer3 output selection.  00 : disable  01 : PB5  10 : PB6  11 : PB7		
1	0	R/W	Timer3 mode selection. 0 / 1 : period mode / PWM mode		
0	0	R/W	Enable to inverse the polarity of Timer3 output.  0 / 1: disable / enable		

## 6.23. Timer3 Counter Register (tm3ct), IO address = 0x33

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Bit [7:0] of Timer2 counter register.



## 6.24. Timer3 Scalar Register (tm3s), IO address = 0x34

Bit	Reset	R/W	Description
			PWM resolution selection.
7	0	WO	0:8-bit
			1 : 6-bit
			Timer3 clock pre-scalar.
			00 : ÷ 1
6 – 5	00	WO	01 : ÷ 4
			10 : ÷ 16
			11 : ÷ 64
4 – 0	00000	WO	Timer3 clock scalar.

## 6.25. Timer3 Bound Register (tm3b), IO address = 0x35

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Timer3 bound register.

## 6.26. Comparator Control Register (*gpcc*), IO address = 0x18

Bit	Reset	R/W	Description
7	0	R/W	Enable comparator.  0 / 1 : disable / enable  When this bit is set to enable, please also set the corresponding input pins to be digital disable to prevent IO leakage.
6	-	RO	Comparator result  0: plus input < minus input  1: plus input > minus input
5	0	R/W	Select whether the comparator result output will be sampled by TM2_CLK?  0: result output NOT sampled by TM2_CLK  1: result output sampled by TM2_CLK
4	0	R/W	Inverse the polarity of result output of comparator.  0: polarity is NOT inversed.  1: polarity is inversed.
3-1	000	R/W	Selection the minus input (-) of comparator.  000 : PA3  001 : PA4  010 : Internal 1.20 volt bandgap reference voltage (not suitable for the comparator wake-up function)  011 : V <sub>internal R</sub> 100 : PB6  101: PB7  11X: reserved
0	0	R/W	Selection the plus input (+) of comparator.  0: Vinternal R  1: PA4



## 6.27. Comparator Selection Register (gpcs), IO address = 0x19

Bit	Reset	R/W	Description
	0		Comparator output enable (to PA0).
7		wo	0 / 1 : disable / enable
'		VVO	(Please avoid this situation: GPCS will affect the PA3 output function when selecting
			output to PA0 output in ICE.)
	-	WO	Wakeup by comparator enable. (The comparator wakeup effectively when gpcc.6
6			electrical level changed)
			0 / 1 : disable / enable
5	0	WO	Selection of high range of comparator.
4	0	WO	Selection of low range of comparator.
2 0	0000	WO	Selection the voltage level of comparator.
3 – 0		WO	0000 (lowest) ~ 1111 (highest)

## 6.28. PWMG0 control Register (pwmg0c), IO address = 0x20

Bit	Reset	R/W	Description
7	0	R/W	Enable PWMG0 generator. 0 / 1: disable / enable
6	-	RO	Output status of PWMG0 generator.
5	0	R/W	Enable to inverse the polarity of PWMG0 generator output. 0 / 1: disable / enable.
4	0	R/W	PWMG0 counter reset. Writing "1" to clear PWMG0 counter.
3-1	0	R/W	Select PWM output pin for PWMG0.  000: none  001: PB5  011: PA0  100: PB4  Others: reserved
0	0	R/W	Clock source of PWMG0 generator. 0: SYSCLK, 1: IHRC

## 6.29. PWMG0 Scalar Register (pwmg0s), IO address = 0x21

Bit	Reset	R/W	Description
7	0	WO	PWMG0 interrupt mode 0: Generate interrupt when counter matches the duty value 1: Generate interrupt when counter is 0
6 – 5	0	WO	PWMG0 clock pre-scalar 00 : ÷1 01 : ÷4 10 : ÷16 11 : ÷64
4 – 0	0	WO	PWMG0 clock divider



### 6.30. PWMG0 Counter Upper Bound High Register (pwmg0cubh), IO address = 0x24

Bit	Reset	R/W	Description
7 – 0	-	WO	Bit[10:3] of PWMG0 counter upper bound.

### 6.31. PWMG0 Counter Upper Bound Low Register (pwmg0cubl), IO address = 0x25

Bit	Reset	R/W	Description
7 – 6	-	WO	Bit[2:1] of PWMG0 counter upper bound.
5 – 0	-	-	Reserved

## 6.32. PWMG0 Duty Value High Register (pwmg0dth), IO address = 0x22

Bit	Reset	R/W	Description
7 – 0	-	WO	Duty values bit[10:3] of PWMG0.

### 6.33. PWMG0 Duty Value Low Register (pwmg0dtl), IO address = 0x23

Bit	Reset	R/W	Description
7 – 5	-	WO	Duty values bit [2:0] of PWMG0.
4 – 0	-	-	Reserved

Note: It's necessary to write PWMG0 Duty\_Value Low Register before writing PWMG0 Duty\_Value High Register.

#### 6.34. PWMG1 control Register (pwmg1c), IO address = 0x26

Bit	Reset	R/W	Description
7	0	R/W	Enable PWMG1. 0 / 1 : disable / enable.
6	-	RO	Output of PWMG1.
5	0	R/W	Enable to inverse the polarity of PWMG1 output. 0 / 1 : disable / enable.
4	0	R/W	PWMG1 counter reset.  Writing "1" to clear PWMG1 counter and this bit will be self clear to 0 after counter reset.
3-1	0	R/W	Select PWMG1 output pin. 000: none 001: PB6 011: PA4 100: PB7 Others: reserved
0	0	R/W	Clock source of PWMG1. 0: SYSCLK, 1: IHRC



### 6.35. PWMG1 Scalar Register (pwmg1s), IO address = 0x27

Bit	Reset	R/W	Description
7	0	WO	PWMG1 interrupt mode.  0: Generate interrupt when counter matches the duty value  1: Generate interrupt when counter is 0.
6 – 5	0	WO	PWMG1 clock pre-scalar.  00: ÷1  01: ÷4  10: ÷16  11: ÷64
4 – 0	0	WO	PWMG1 clock divider.

### 6.36. PWMG1 Counter Upper Bound High Register (pwmg1cubh), IO address = 0x2a

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Bit[10:3] of PWMG1 counter upper bound.

## 6.37. PWMG1 Counter Upper Bound Low Register (pwmg1cubl), IO address = 0x2b

Bit	Reset	R/W	Description
7 – 6	000	WO	Bit[2:1] of PWMG1 counter upper bound.
5 – 0	-	-	Reserved

### 6.38. PWMG1 Duty Value High Register (pwmg1dth), IO address = 0x28

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Duty values bit[10:3] of PWMG1.

### 6.39. PWMG1 Duty Value Low Register (pwmg1dtl), IO address = 0x29

Bit	Reset	R/W	Description
7 – 5	000	WO	Duty values bit[2:0] of PWMG1.
4 – 0	ı	ı	Reserved

Note: It's necessary to write PWMG1 Duty\_Value Low Register before writing PWMG1 Duty\_Value High Register.



## 6.40. PWMG2 control Register (pwmg2c), IO address = 0x2c

Bit	Reset	R/W	Description
7	0	R/W	Enable PWMG2. 0 / 1 : disable / enable.
6	-	RO	Output of PWMG2.
5	0	R/W	Enable to inverse the polarity of PWMG2 output. 0 / 1 : disable / enable.
4	0	R/W	PWMG2 counter reset.  Writing "1" to clear PWMG2 counter and this bit will be self clear to 0 after counter reset.
3-1	0	R/W	Select PWMG2 output pin. 000: disable 001: PB3 011: PA3 100: PB2 101: PA5 (ICE does NOT Support.) Others: reserved
0	0	R/W	Clock source of PWMG2. 0: SYSCLK, 1: IHRC

### 6.41. PWMG2 Scalar Register (pwmg2s), IO address = 0x2d

Bit	Reset	R/W	Description
			PWMG2 interrupt mode.
7	0	WO	0: Generate interrupt when counter matches the duty value
			1: Generate interrupt when counter is 0.
			PWMG2 clock pre-scalar.
			00 : ÷1
6 – 5	0	WO	01 : ÷4
			10 : ÷16
			11 : ÷64
4 – 0	0	WO	PWMG2 clock divider.

## 6.42. PWMG2 Counter Upper Bound High Register (pwmg2cubh), IO address = 0x30

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Bit[10:3] of PWMG2 counter upper bound.

## 6.43. PWMG2 Counter Upper Bound Low Register (pwmg2cubl), IO address = 0x31

Bit	Reset	R/W	Description
7 – 6	000	WO	Bit[2:1] of PWMG2 counter upper bound.
5 – 0	-	-	Reserved

## 6.44. PWMG2 Duty Value High Register (pwmg2dth), IO address = 0x2e

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Duty values bit[10:3] of PWMG2.



## 6.45. PWMG2 Duty Value Low Register (pwmg2dtl), IO address = 0x2f

Bit	Reset	R/W	Description
7 – 5	000	WO	Duty values bit[2:0] of PWMG2.
4 – 0	-	-	Reserved

Note: It's necessary to write PWMG2 Duty\_Value Low Register before writing PWMG2 Duty\_Value High Register.

## 7. Instructions

Symbol	Description			
ACC	Accumulator ( Abbreviation of accumulator)			
а	Accumulator ( Symbol of accumulator in program)			
sp	Stack pointer			
flag	ACC status flag register			
I	Immediate data			
&	Logical AND			
	Logical OR			
←	Movement			
^	Exclusive logic OR			
+	Add			
_	Subtraction			
~	NOT (logical complement, 1's complement)			
₹	NEG (2's complement)			
ov	Overflow (The operational result is out of range in signed 2's complement number system)			
Z	Zero (If the result of ALU operation is zero, this bit is set to 1)			
С	Carry (The operational result is to have carry out for addition or to borrow carry for subtraction in unsigned number system)			
AC	Auxiliary Carry (If there is a carry out from low nibble after the result of ALU operation, this bit is set to 1)			
IO.n	The bit of register			
M.n,	Only addressed in 0~0x3F (0~63) is allowed			



## 7.1. Data Transfer Instructions

mov	a, I	Move immediate data into ACC.
	,	Example: mov a, 0x0f;
		Result: a ← 0fh;
		Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
mov	М, а	Move data from ACC into memory
	,	Example: mov MEM, a;
		Result: MEM ← a
		Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
mov	a, M	Move data from memory into ACC
		Example: mov a, MEM;
		Result: a ← MEM; Flag Z is set when MEM is zero.
		Affected flags: "Y』Z "N』C "N』AC "N』OV
mov	a, IO	Move data from IO into ACC
		Example: mov a, pa;
		Result: a ← pa; Flag Z is set when pa is zero.
		Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
mov	IO, a	Move data from ACC into IO
		Example: mov pa, a;
		Result: pa ← a
		Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
ldt16	word	Move 16-bit counting values in Timer16 to memory in word.
		Example: ldt16 word;
		Result: word ← 16-bit timer
		Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
		Application Example:
		word T16val ; // declare a RAM word
		 clear lb@ T16val ; // clear T16val (LSB)
		clear hb@ T16val ; // clear T16val (MSB)
		stt16 T16val; // initial T16 with 0
		set1 t16m.5; // enable Timer16
		set0 t16m.5; // disable Timer 16
		3Cto troni.5, // disable filler to



stt16 wor	ord 5	Store 16-bit d	ata from memory in w	ord to Timer16.
J 70		Example: st		5.5.5.
		•	6-bit timer ←word	
			: 『N』Z 『N』C	『N. ΔC 『N. OV
	/	inected nage	. NgZ NgO	NI AC NI CV
	A	application Ex	kample:	
		word	T16val ; // d	eclare a RAM word
		mov	a, 0x34 ;	
		mov		move 0x34 to T16val (LSB)
		mov	a, 0x12 ;	
		mov		move 0x12 to T16val (MSB)
		stt16	T16val; // ini	tial T16 with 0x1234
idxm a, i			m specified memory t	o ACC by indirect method. It needs 2T to execute this
		nstruction.		
		•	xm a, index;	
				x is declared by word.
	F	Affected flags	: "N <sub>1</sub> Z "N <sub>1</sub> C	"N』AC "N』OV
	A	application Ex	kample:	
	-	word	RAMIndex ;	// declare a RAM pointer
			- 0ED -	// acciona maintanta an address (LCD)
				// assign pointer to an address (LSB)
		mov		// save pointer to RAM (LSB)
		mov		// assign 0x00 to an address (MSB), should be 0
		mov	hb@RAMIndex, a ;	// save pointer to RAM (MSB)
		 idxm	- DAMI.	// move memory data in address 0x5B to ACC



Idxm index, a	Move data from ACC to specified memory by indirect method. It needs 2T to execute this instruction.  Example: idxm index, a;  Result: [index] ← a; where index is declared by word.  Affected flags: 『N』Z 『N』C 『N』AC 『N』OV		
	Application Example:		
	word RAMIndex; // declare a RAM pointer		
	mov a, 0x5B; // assign pointer to an address (LSB) mov lb@RAMIndex, a; // save pointer to RAM (LSB) mov a, 0x00; // assign 0x00 to an address (MSB), should be 0		
	<pre>mov hb@RAMIndex, a; // save pointer to RAM (MSB) mov a, 0xA5;</pre>		
	idxm RAMIndex, a; // move 0xA5 to memory in address 0x5B		
xch M	Exchange data between ACC and memory  Example: xch MEM;  Result: MEM ← a , a ← MEM  Affected flags: 『N』Z 『N』C 『N』AC 『N』OV		
pushaf	Move the ACC and flag register to memory that address specified in the stack pointer.  Example: pushaf;  Result: [sp] ← {flag, ACC};  sp ← sp + 2;  Affected flags: 『N』Z 『N』C 『N』AC 『N』OV		
	Application Example:		
	.romadr 0x10 ;  // ISR entry address  pushaf ;  // put ACC and flag into stack memory   // ISR program   // ISR program  popaf ;  // restore ACC and flag from stack memory		
	reti ;		
popaf	Restore ACC and flag from the memory which address is specified in the stack pointer. Example: popaf; Result: $sp \leftarrow sp - 2$ ; {Flag, ACC} $\leftarrow$ [sp]; Affected flags: $\[ \] Y \] Z \[ \] Y \] C \[ \] Y \] AC \[ \] Y \] OV$		



### 7.2. Arithmetic Operation Instructions

add a, I	Add immediate data with ACC, then put result into ACC
	Example: add a, 0x0f;
	Result: a ← a + 0fh
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
add a, M	Add data in memory with ACC, then put result into ACC
	Example: add a, MEM;
	Result: a ← a + MEM
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
add M, a	Add data in memory with ACC, then put result into memory
, a	Example: add MEM, a;
	Result: MEM ← a + MEM
adda a M	Affected flags: "Y Z "Y C "Y AC "Y OV
addc a, M	Add data in memory with ACC and carry bit, then put result into ACC
	Example: addc a, MEM;
	Result: $a \leftarrow a + MEM + C$
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
<i>addc</i> M, a	Add data in memory with ACC and carry bit, then put result into memory
	Example: addc MEM, a ;
	Result: MEM ← a + MEM + C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
addc a	Add carry with ACC, then put result into ACC
	Example: addc a;
	Result: a ← a + C
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
addc M	Add carry with memory, then put result into memory
	Example: addc MEM;
	Result: MEM ← MEM + C
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
nadd a, M	Add negative logic (2's complement) of ACC with memory
	Example: nadd a, MEM;
	Result: a ← 〒a + MEM
	Affected flags: "Y Z "Y C "Y AC "Y OV
	ICE doesn't support
nadd M, a	Add negative logic (2's complement) of memory with ACC
	Example: nadd MEM, a ;
	Result: MEM ← 〒MEM + a
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
	ICE doesn't support
sub a, l	Subtraction immediate data from ACC, then put result into ACC.
	Example: sub a, 0x0f;
	Result: a ← a - 0fh (a + [2's complement of 0fh])
	Affected flags: "Y』Z
sub a, M	Subtraction data in memory from ACC, then put result into ACC
, ···	Example: sub a, MEM;
	Result: a ← a - MEM (a + [2's complement of M])
	Affected flags: "Y" Z "Y" C "Y" AC "Y" OV
	[, modes mags.     2



	Taxana and a same and
sub M, a	Subtraction data in ACC from memory, then put result into memory
	Example: sub MEM, a;
	Result: MEM ← MEM - a ( MEM + [2's complement of a] )
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
subc a, M	Subtraction data in memory and carry from ACC, then put result into ACC
	Example: subc a, MEM;
	Result: a ← a – MEM - C
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
subc M, a	Subtraction ACC and carry bit from memory, then put result into memory
	Example: subc MEM, a;
	Result: MEM ← MEM – a - C
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
subc a	Subtraction carry from ACC, then put result into ACC
	Example: subc a;
	Result: a ← a - C
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
subc M	Subtraction carry from the content of memory, then put result into memory
	Example: subc MEM;
	Result: MEM ← MEM - C
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
inc M	Increment the content of memory
	Example: inc MEM;
	Result: MEM ← MEM + 1
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
dec M	Decrement the content of memory
	Example: dec MEM;
	Result: MEM ← MEM - 1
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
clear M	Clear the content of memory
	Example: clear MEM;
	Result: MEM ← 0
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV



### 7.3. Shift Operation Instructions

sr a	Shift right of ACC, shift 0 to bit 7
	Example: sr a;
	Result: a (0,b7,b6,b5,b4,b3,b2,b1) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b0)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
src a	Shift right of ACC with carry bit 7 to flag
	Example: src a;
	Result: a (c,b7,b6,b5,b4,b3,b2,b1) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b0)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
sr M	Shift right the content of memory, shift 0 to bit 7
	Example: sr MEM;
	Result: $MEM(0,b7,b6,b5,b4,b3,b2,b1) \leftarrow MEM(b7,b6,b5,b4,b3,b2,b1,b0), C \leftarrow MEM(b0)$
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
src M	Shift right of memory with carry bit 7 to flag
	Example: src MEM;
	Result: $MEM(c,b7,b6,b5,b4,b3,b2,b1) \leftarrow MEM(b7,b6,b5,b4,b3,b2,b1,b0), C \leftarrow MEM(b0)$
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
s/ a	Shift left of ACC shift 0 to bit 0
	Example: sl a;
	Result: a (b6,b5,b4,b3,b2,b1,b0,0) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a (b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
<i>sl</i> c a	Shift left of ACC with carry bit 0 to flag
	Example: slc a;
	Result: a (b6,b5,b4,b3,b2,b1,b0,c) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
s/ M	Shift left of memory, shift 0 to bit 0
	Example: s/ MEM;
	Result: MEM (b6,b5,b4,b3,b2,b1,b0,0) ← MEM (b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM(b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
slc M	Shift left of memory with carry bit 0 to flag
	Example: slc MEM;
	Result: MEM (b6,b5,b4,b3,b2,b1,b0,C) ← MEM (b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM (b7)
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV
swap a	Swap the high nibble and low nibble of ACC
	Example: swap a;
	Result: a (b3,b2,b1,b0,b7,b6,b5,b4) ← a (b7,b6,b5,b4,b3,b2,b1,b0)
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV



### 7.4. Logic Operation Instructions

and a, I	Perform logic AND on ACC and immediate data, then put result into ACC
	Example: and a, 0x0f;
	Result: a ← a & 0fh
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
and a, M	Perform logic AND on ACC and memory, then put result into ACC
	Example: and a, RAM10;
	Result: a ← a & RAM10
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
and M, a	Perform logic AND on ACC and memory, then put result into memory
	Example: and MEM, a;
	Result: MEM ← a & MEM
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
or a, I	Perform logic OR on ACC and immediate data, then put result into ACC
	Example: or a, 0x0f;
	Result: a ← a   0fh
	Affected flags: "Y』Z "N』C "N』AC "N』OV
or a, M	Perform logic OR on ACC and memory, then put result into ACC
	Example: or a, MEM;
	Result: a ← a   MEM
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
or M, a	Perform logic OR on ACC and memory, then put result into memory
	Example: or MEM, a;
	Result: MEM ← a   MEM
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
xor a, I	Perform logic XOR on ACC and immediate data, then put result into ACC
	Example: xor a, 0x0f;
	Result: a ← a ^ 0fh
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
xor IO, a	Perform logic XOR on ACC and IO register, then put result into IO register
	Example: xor pa, a;
	Result: pa ← a ^ pa ; // pa is the data register of port A
	Affected flags: "N, Z "N, C "N, AC "N, OV
xor a, M	Perform logic XOR on ACC and memory, then put result into ACC
•	Example: xor a, MEM;
	Result: a ← a ^ RAM10
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
xor M, a	Perform logic XOR on ACC and memory, then put result into memory
, <del>-</del> -	Example: xor MEM, a ;
	Result: MEM ← a ^ MEM
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV

not a	Perform 1's complement (logical complement) of ACC  Example: not a;  Result: a ← ~a  Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV  Application Example:
	not a; // ACC=0XC7
not M	Perform 1's complement (logical complement) of memory  Example: not MEM;  Result: MEM
	Application Example:
	mov a, 0x38; mov mem, a; // mem = 0x38 not mem; // mem = 0xC7
neg a	Perform 2's complement of ACC  Example: neg a;  Result: a ← 〒a  Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
	Application Example:
	mov a, 0x38; // ACC=0X38 neg a; // ACC=0XC8
neg M	Perform 2's complement of memory  Example: neg MEM;  Result: MEM ← 〒MEM  Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
	Application Example:
	mov a, 0x38; mov mem, a; // mem = 0x38 not mem; // mem = 0xC8

comp a, M	Compare ACC with the content of memory
	Example: comp a, MEM;
	Result: Flag will be changed by regarding as ( a - MEM )
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
	Application Example:
	mov a, 0x38;
	mov mem, a ;
	comp a, mem; // Z flag is set
	mov a, 0x42;
	mov mem, a ;
	mov a, 0x38;
	comp a, mem; // C flag is set
	ICE doesn't support
comp M, a	Compare ACC with the content of memory
	Example: comp MEM, a;
	Result: Flag will be changed by regarding as ( MEM - a )
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
	ICE doesn't support



### 7.5. Bit Operation Instructions

set0 IO.n	Set bit n of IO port to low			
	Example: set0 pa.5;			
	Result: set bit 5 of port A to low			
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV			
set1 IO.n	Set bit n of IO port to high			
	Example: set1 pa.5;			
	Result: set bit 5 of port A to high			
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV			
set0 M.n	Set bit n of memory to low			
	Example: set0 MEM.5;			
	Result: set bit 5 of MEM to low			
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV			
set1 M.n	Set bit n of memory to high			
	Example: set1 MEM.5;			
	Result: set bit 5 of MEM to high			
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV			
swapc IO.n	Swap the nth bit of IO port with carry bit			
	Example: swapc IO.0;			
	Result: $C \leftarrow IO.0$ , $IO.0 \leftarrow C$			
	When IO.0 is a port to output pin, carry C will be sent to IO.0;			
	When IO.0 is a port from input pin, IO.0 will be sent to carry C;			
	Affected flags: 『N』Z 『Y』C 『N』AC 『N』OV			
	Application Example1 (serial output) :			
	set1 pac.0; // set PA.0 as output			
	sat0 flog 1 : // C=0			
	set0 flag.1; // C=0			
	swapc pa.0; // move C to PA.0 (bit operation), PA.0=0			
	set1 flag.1; // C=1			
	swapc pa.0; // move C to PA.0 (bit operation), PA.0=1			
	Application Example2 (serial input) :			
	Application Example2 (serial input) :			
	set0 pac.0; // set PA.0 as input			
	set0 pac.0; // set PA.0 as input swapc pa.0; // read PA.0 to C (bit operation)			
	set0 pac.0; // set PA.0 as input swapc pa.0; // read PA.0 to C (bit operation) src a; // shift C to bit 7 of ACC			
	set0 pac.0; // set PA.0 as input swapc pa.0; // read PA.0 to C (bit operation) src a; // shift C to bit 7 of ACC swapc pa.0; // read PA.0 to C (bit operation)			
	set0 pac.0; // set PA.0 as input swapc pa.0; // read PA.0 to C (bit operation) src a; // shift C to bit 7 of ACC			



### 7.6. Conditional Operation Instructions

	•
ceqsn a, I	Compare ACC with immediate data and skip next instruction if both are equal.
	Flag will be changed like as (a ← a - I)
	Example: ceqsn a, 0x55;
	inc MEM;
	goto error;
	Result: If a=0x55, then "goto error"; otherwise, "inc MEM".
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
cegsn a, M	Compare ACC with memory and skip next instruction if both are equal.
,	Flag will be changed like as (a ← a - M)
	Example: cegsn a, MEM;
	Result: If a=MEM, skip next instruction
	Affected flags: "Y" Z "Y" C "Y" AC "Y" OV
cnegsn a, M	Compare ACC with memory and skip next instruction if both are not equal.
,	Flag will be changed like as (a ← a - M)
	Example: cnegsn a, MEM;
	Result: If a≠MEM, skip next instruction
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
cneqsn a, I	Compare ACC with immediate data and skip next instruction if both are no equal.
onogon a, r	Flag will be changed like as $(a \leftarrow a - I)$
	Example: cneqsn a,0x55;
	inc MEM;
	goto error;
	Result: If a≠0x55, then "goto error"; Otherwise, "inc MEM".
	Affected flags: "Y_Z "Y_C "Y_AC "Y_OV
t0sn IO.n	Check IO bit and skip next instruction if it's low
10311 10.11	Example: t0sn pa.5;
	Result: If bit 5 of port A is low, skip next instruction
(410	Affected flags: "N_Z "N_C "N_AC "N_OV
t1sn IO.n	Check IO bit and skip next instruction if it's high
	Example: t1sn pa.5;
	Result: If bit 5 of port A is high, skip next instruction
(O N	Affected flags: "N_Z "N_C "N_AC "N_OV
<i>t0sn</i> M.n	Check memory bit and skip next instruction if it's low
	Example: t0sn MEM.5;
	Result: If bit 5 of MEM is low, then skip next instruction
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
<i>t1sn</i> M.n	Check memory bit and skip next instruction if it's high
	EX: t1sn MEM.5;
	Result: If bit 5 of MEM is high, then skip next instruction
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
izsn a	Increment ACC and skip next instruction if ACC is zero
	Example: izsn a;
	Result: a ← a + 1,skip next instruction if a = 0
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV



dzsn a	Decrement ACC and skip next instruction if ACC is zero
	Example: dzsn a;
	Result: A ← A - 1,skip next instruction if a = 0
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
izsn M	Increment memory and skip next instruction if memory is zero
	Example: izsn MEM;
	Result: MEM ← MEM + 1, skip next instruction if MEM= 0
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV
dzsn M	Decrement memory and skip next instruction if memory is zero
	Example: dzsn MEM;
	Result: MEM ← MEM - 1, skip next instruction if MEM = 0
	Affected flags: "Y』Z "Y』C "Y』AC "Y』OV

### 7.7. System control Instructions

call label	Function call, address can be full range address space
	Example: call function1;
	Result: [sp] ← pc + 1
	pc ← function1
	sp ← sp + 2
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
goto label	Go to specific address which can be full range address space
	Example: goto error;
	Result: Go to error and execute program.
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
ret I	Place immediate data to ACC, then return
	Example: ret 0x55;
	Result: A ← 55h
	ret;
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
ret	Return to program which had function call
	Example: ret;
	Result: sp ← sp - 2
	pc ← [sp]
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
reti	Return to programfrom interrupt service routine. After this command is executed, global
	interrupt is enabled automatically.
	Example: reti;
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
nop	No operation
	Example: nop;
	Result: nothing changed
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV
wdreset	Reset Watchdog timer.
	Example: wdreset;
	Result: Reset Watchdog timer.
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV

noodd o	Next program counter is surrent program counter plus ACC						
pcadd a	Next program counter is current program counter plus ACC.						
	Example: pcadd a; Result: pc ← pc + a						
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV						
	Application Example:						
	Application Example.						
	mov a, 0x02;						
	pcadd a; // PC <- PC+2						
	goto err1;						
	goto correct; // jump here						
	goto err2;						
	goto err3;						
	correct: // jump here						
engint	Enable global interrupt enable						
	Example: engint;						
	Result: Interrupt request can be sent to FPP0						
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV						
disgint	Disable global interrupt enable						
	Example: disgint;						
	Result: Interrupt request is blocked from FPP0						
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV						
stopsys	System halt.						
	Example: stopsys;						
	Result: Stop the system clocks and halt the system						
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV						
stopexe	CPU halt. The oscillator module is still active to output clock, however, system clock is disabled						
	to save power.						
	Example: stopexe;						
	Result: Stop the system clocks and keep oscillator modules active.						
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV						
reset	Reset the whole chip, its operation will be same as hardware reset.						
	Example: reset;						
	Result: Reset the whole chip.						
	Affected flags: 『N』Z 『N』C 『N』AC 『N』OV						

### 7.8. Summary of Instructions Execution Cycle

2T		goto, call, idxm, pcadd, ret, reti			
2T	Condition is fulfilled.	and an array to a than draw iron			
1T	Condition is not fulfilled.	ceqsn, cneqsn,t0sn, t1sn, dzsn, izsn			
1T		Others			



### 7.9. Summary of affected flags by Instructions

Instruction	Z	С	AC	ov	Instruction	Z	С	AC	ov	Instruction	Z	С	AC	٥٧
mov a, l	-	-	-	-	mov M, a	-	•	-	-	mov a, M	Υ	•	-	-
mov a, IO	Υ	-	-	-	mov IO, a	-	-	-	-	ldt16 word	-	-	-	-
stt16 word	-	1	-	-	idxm a, index	-	ı	-	-	idxm index, a	-	ı	ı	-
xch M	-	-	-	-	pushaf	-	-	-	-	popaf	Υ	Υ	Υ	Υ
add a, I	Υ	Υ	Υ	Υ	add a, M	Υ	Υ	Υ	Υ	add M, a	Υ	Υ	Υ	Υ
addc a, M	Υ	Υ	Υ	Υ	addc M, a	Υ	Υ	Υ	Υ	addc a	Υ	Υ	Υ	Υ
addc M	Υ	Υ	Υ	Υ	sub a, I	Υ	Υ	Υ	Υ	sub a, M	Υ	Υ	Υ	Υ
sub M, a	Υ	Υ	Υ	Υ	subc a, M	Υ	Υ	Υ	Υ	subc M, a	Υ	Υ	Υ	Υ
subc a	Υ	Υ	Υ	Υ	subc M	Υ	Υ	Υ	Υ	inc M	Υ	Υ	Υ	Υ
dec M	Υ	Υ	Υ	Υ	clear M	-	-	-	-	sr a	-	Υ	-	-
src a	-	Υ	-	-	sr M	-	Υ	-	-	src M	-	Υ	-	-
sl a	-	Υ	-	-	slc a	-	Υ	-	-	s/ M	-	Υ	-	-
slc M	-	Υ	-	-	swap a	-	-	-	-	and a, I	Υ	-	-	-
and a, M	Υ	-	-	-	and M, a	Υ	-	-	-	or a, I	Υ	-	-	-
or a, M	Υ	-	-	-	or M, a	Υ	-	-	-	xor a, I	Υ	-	-	-
xor IO, a	-	-	-	-	xor a, M	Υ	-	-	-	xor M, a	Υ	-	-	-
not a	Υ	-	-	-	not M	Υ	-	-	-	neg a	Υ	-	-	-
neg M	Υ	-	-	-	set0 IO.n	-	-	-	-	set1 IO.n	-	-	-	-
set0 M.n	-	-	-	-	set1 M.n	-	-	-	-	ceqsn a, I	Υ	Υ	Υ	Υ
ceqsn a, M	Υ	Υ	Υ	Υ	t0sn IO.n	-	-	-	-	t1sn IO.n	-	-	-	-
t0sn M.n	-	-	-	-	t1sn M.n	-	-	-	-	izsn a	Υ	Υ	Υ	Υ
dzsn a	Υ	Υ	Υ	Υ	izsn M	Υ	Υ	Υ	Υ	dzsn M	Υ	Υ	Υ	Υ
call label	-	-	-	-	goto label	-	-	-	-	ret I	-	-	-	-
ret	-	-	-	-	reti	-	-	-	-	пор	-	-	-	-
pcadd a	-	-	-	-	engint	-	-	-	-	disgint	-	-	-	-
stopsys	-	-	-	-	stopexe	-	-	-	-	reset	-	-	-	-
wdreset	-	-	-	-	nadd M, a	Υ	Υ	Υ	Υ	cneqsn a, l	Υ	Υ	Υ	Υ
cneqsn a, M	Υ	Υ	Υ	Υ	comp a, M	Υ	Υ	Υ	Υ	nadd a, M	Υ	Υ	Υ	Υ
comp M, a	Υ	Υ	Υ	Υ	swapc IO.n	-	Υ	-	-					

#### 7.10. BIT definition

Bit defined: Only addressed at 0x00 ~ 0x3F.



### 8. Code Options

Option	Selection	Description				
Coourity	Enable	OTP content is protected and program cannot be read back				
Security	Disable	OTP content is not protected so program can be read back				
	4.0V	Select LVR = 4.0V				
	3.5V	Select LVR = 3.5V				
	3.0V	Select LVR = 3.0V				
LVR	2.75V	Select LVR = 2.75V				
LVK	2.5V	Select LVR = 2.5V				
	2.2V	Select LVR = 2.2V				
	2.0V	Select LVR = 2.0V				
	1.8V	Select LVR = 1.8V				
Poet up Time	Slow	Please refer to t <sub>WUP</sub> and t <sub>SBP</sub> in Section 4.1				
Boot-up_Time	Fast	Please refer to twup and tsbp in Section 4.1				
Drive	Low	IO Low driving and sinking current				
Drive	Normal	IO Normal driving and sinking current				
LCD2	Disable	VDD/2 bias voltage generator disabled, PB0 PA[0,3,4] are normal IO pins				
(please refer to MISC.4)	PB0_A034	VDD/2 bias voltage generator enabled, PB0 PA[0,3,4] are VDD/2 if input mode				
	All_Edge	The comparator will trigger an interrupt on the rising edge or falling edge				
Comparator_Edge	Rising_Edge	The comparator will trigger an interrupt on the rising edge				
	Falling_Edge	The comparator will trigger an interrupt on the falling edge				

Note: The **Bolded** options are the default options.



### 9. Special Notes

This chapter is to remind user who use PMS154C series IC in order to avoid frequent errors upon operation.

#### 9.1. Using IC

#### 9.1.1. IO pin usage and setting

- (1) IO pin as digital input
  - ♦ When IO is set as digital input, the level of Vih and Vil would changes with the voltage and temperature. Please follow the minimum value of Vih and the maximum value of Vil.
  - ◆ The value of internal pull high resistor would also changes with the voltage, temperature and pin voltage. It is not the fixed value.
- (2) If IO pin is set to be digital input and enable wake-up function
  - ◆ Configure IO pin as input
  - ◆ Set corresponding bit to "1" in PXDIER
  - ◆ For those IO pins of PA that are not used, PADIER[1:2] should be set low in order to prevent them from leakage.
- (3) PA5 is set to be output pin
  - ◆ PA5 can be set to be Open-Drain output pin only, output high requires adding pull-high resistor.
- (4) PA5 is set to be PRSTB input pin
  - ◆ Configure PA5 as input
  - ◆ Set CLKMD.0=1 to enable PA5 as PRSTB input pin
- (5) PA5 is set to be input pin and to connect with a push button or a switch by a long wire
  - lacktriangle Needs to put a >33 $\Omega$  resistor in between PA5 and the long wire
  - ◆ Avoid using PA5 as input in such application.
- (6) PA7 and PA6 as external crystal oscillator
  - Configure PA7 and PA6 as input
  - Disable PA7 and PA6 internal pull-high resistor
  - Configure PADIER register to set PA6 and PA7 as analog input
  - EOSCR register bit [6:5] selects corresponding crystal oscillator frequency:
    - ♦ 01 : for lower frequency, ex : 32KHz
    - ♦ 10 : for middle frequency, ex : 455KHz, 1MHz
    - ♦ 11 : for higher frequency, ex : 4MHz
  - ◆ Program EOSCR.7 =1 to enable crystal oscillator
  - Ensure EOSC working well before switching from IHRC or ILRC to EOSC

Note: Please read the PMC-APN013 carefully. According to PMC-APN013,, the crystal oscillator should be used reasonably. If the following situations happen to cause IC start-up slowly or non-startup, PADAUK Technology is not responsible for this: the quality of the user's crystal oscillator is not good, the usage conditions are unreasonable, the PCB cleaner leakage current, or the PCB layouts are unreasonable.



#### 9.1.2. Interrupt

(1) When using the interrupt function, the procedure should be:

Step1: Set INTEN register, enable the interrupt control bit .

Step2: Clear INTRQ register.

Step3: In the main program, using ENGINT to enable CPU interrupt function.

Step4: Wait for interrupt. When interrupt occurs, enter to Interrupt Service Routine.

Step5: After the Interrupt Service Routine being executed, return to the main program.

- \* Use DISGINT in the main program to disable all interrupts
- \* When interrupt service routine starts, use PUSHAF instruction to save ALU and FLAG register. POPAF instruction is to restore ALU and FLAG register before RETI as below:

(2) INTEN and INTRQ have no initial values. Please set required value before enabling interrupt function.

#### 9.1.3. System clock switching

System clock can be switched by CLKMD register. Please notice that, NEVER switch the system clock and turn off the original clock source at the same time. For example: When switching from clock A to clock B, please switch to clock B first; and after that turn off the clock A oscillator through CLKMD.

```
♦ Example : Switch system clock from ILRC to IHRC/2
```

```
CLKMD = 0x36; // switch to IHRC, ILRC cannot be disabled here
CLKMD.2 = 0; // ILRC can be disabled at this time
```

CLRIVID.2 = 0, // ILRC can be disabled at this time

♦ ERROR: Switch ILRC to IHRC and turn off ILRC simultaneously

CLKMD = 0x50; // MCU will hang

#### 9.1.4. Watchdog

Watchdog is open by default, but when the program executes ADJUST\_IC, the watchdog will be closed. To use the watchdog, you need to reconfigure the open. Watchdog will be inactive once ILRC is disabled.

#### 9.1.5. TIMER16 time out

When select \$ INTEGS BIT\_R (default value) and T16M counter BIT8 to generate interrupt, if T16M counts from 0, the first interrupt will occur when the counter reaches to 0x100 (BIT8 from 0 to 1) and the second interrupt will occur when the counter reaches 0x300 (BIT8 from 0 to 1). Therefore, selecting BIT8 as 1 to generate interrupt means that the interrupt occurs every 512 counts. Please notice that if T16M counter is restarted, the next interrupt will occur once Bit8 turns from 0 to 1.

If select \$ INTEGS BIT\_F(BIT triggers from 1 to 0) and T16M counter BIT8 to generate interrupt, the T16M counter changes to an interrupt every 0x200/0x400/0x600/. Please pay attention to two differences with setting INTEGS methods.



#### 9.1.6. IHRC Calibration

- (1) The IHRC frequency calibration is performed when IC is programmed by the writer.
- (2) Because the characteristic of the Epoxy Molding Compound (EMC) would some degrees affects the IHRC frequency (either for package or COB), if the calibration is done before molding process, the actual IHRC frequency after molding may be deviated or becomes out of spec. Normally, the frequency is getting slower a bit.
- (3) It usually happens in COB package or Quick Turnover Programming (QTP). And PADAUK would not take any responsibility for this situation.
- (4) Users can make some compensatory adjustments according to their own experiences. For example, users can set IHRC frequency to be 0.5% ~ 1% higher and aim to get better re-targeting after molding.

#### 9.1.7. LVR

LVR level selection is done at compile time. User must select LVR based on the system working frequency and power supply voltage to make the MCU work stably.

The following are Suggestions for setting operating frequency, power supply voltage and LVR level:

SYSCLK	VDD	LVR
2MHz	≧ 1.8V	≥ 1.8V
4MHz	≥ 2.5V	≥ 2.5V
8MHz	≧ 3.5V	≥ 3.5V

Table 9: LVR setting for reference


- (1) The setting of LVR (1.8V ~ 4.0V) will be valid just after successful power-on process.
- (2) User can set MISC.2 as "1" to disable LVR. However, V<sub>DD</sub> must be kept as exceeding the lowest working voltage of chip; Otherwise, IC may work abnormally.
- (3) The LVR function will be invalid when IC in stopexe or stopsys mode.



#### 9.1.8. Program writing

There are 6 pins for using the writer to program: PA3, PA4, PA5, PA6, VDD, and GND.

Please use 3S-P-002 to program and put the PMS154-S14 to move down one space over the CN39. Put the PMS154-M10 to move down three spaces over it. Put the PMS154-S08 to move down four spaces over it. Other packages could be programmed by user's way. All the left signs behind the jumper are the same (there are V<sub>DD</sub>, PA0(not required), PA3, PA4, PA5, PA6, PA7(not required), and GND). The following picture is shown:



If user use 5S-P-003 or above to program, please follow the instruction.

- Special notes about voltage and current while Multi-Chip-Package(MCP) or On-Board Programming (1)PA5 (V<sub>PP</sub>) may be higher than 11V.
- (2) V<sub>DD</sub> may be higher than 6.5V, and its maximum current may reach about 20mA.
- (3) All other signal pins level (except GND) are the same as VDD.

User should confirm when using this product in MCP or On-Board Programming, the peripheral circuit or components will not be destroyed or limit the above voltages.



#### 9.2. Using ICE

- (1) It is recommended to use 5S-I-S01/2(B) for emulation of PMS154C.
- (2) 5S-I-S01/2(B) supports PMS154C 1-FPPA MCU emulation work, the following items should be noted when using 5S-I-S01/2(B) to emulate PMS154C:
  - 5S-I-S01/2(B) doesn't support the instruction NADD/COMP.
  - 5S-I-S01/2(B) doesn't support SYSCLK=ILRC/16.
  - 5S-I-S01/2(B) doesn't support the dynamic setting of function *misc.4* (Only fix to 0 or 1).
  - 5S-I-S01/2(B) doesn't support the function *Tm2.gpcrs/Tm3.gpcrs*.
  - The PA3 output function will be affected when GPCS selects output to PA0 output.
  - The ILRC frequency of the 5S-I-S01/2(B) simulator is different from the actual IC and is uncalibrated, with a frequency range of about 34K~38KHz.
  - When simulating PWM waveform, please check the waveform during program running. When the ICE is suspended or single-step running, its waveform may be inconsistent with the reality.
  - When using 5S-I-S01/2(B) for simulation, changing the value of tm2ct/tm3ct will affect the duty during timer2/timer3 period mode. But it will not be affected for the actual IC.
  - With 5S-I-S01/2(B) simulation, when fast wake-up is enabled, the watchdog overflow reset time becomes very short. Actually, it has not effect on IC.
  - The power-down command Stopsys does not support the comparator wake-up function. When using 5S-I-S01 / 2 (B), it should be noted that the comparator enable should be set to the off state before entering the power-down mode. If the enable state is turned on, the comparator will be mistakenly awakened.
  - Fast Wakeup time is different from 5S-I-S01/2(B): 128 SysClk, PMS154C: 45 ILRC.
  - Watch dog time out period is different from 5S-I-S01/2:

WDT period	5S-I-S01/2(B)	PMS154C
misc[1:0]=00	2048 * T <sub>ILRC</sub>	8k * T <sub>ILRC</sub>
misc[1:0]=01	4096 * TILRC	16k * TILRC
misc[1:0]=10	16384 * T <sub>ILRC</sub>	64k * T <sub>ILRC</sub>
misc[1:0]=11	256 * T <sub>ILRC</sub>	256k * TILRC