| System Features |
| 1. |
1KW OTP program memory |
| 2. |
64 Bytes data RAM |
| 3. |
One hardware 16-bit timer |
| 4. |
One hardware 8-bit timers with 6/7/8-bit PWM generation |
| 5. |
One set triple 11bit SuLED (Super LED) PWM generators and timers |
| 6. |
One hardware comparator |
| 7. |
6 IO pins with optional pull-high / pull-low resistor |
| 8. |
Every IO pin can be configured to enable wake-up function |
| 9. |
Three channels of high current IO are provided, and each channel has four current options |
| |
MAX IOL = 232mA@VDD=5.0V,VOL=1.0V |
| |
MAX IOH = 223mA@VDD=5.0V,VOH=4.0V
(The default package wiring is 3 wires each for VDD/GND, and 2 wires each for high current IO) |
| 10. |
u Clock sources: IHRC, ILRC & EOSC(XTAL mode) (only PML100B support) |
| 11. |
u Built-in crystal oscillator capacitance, Disable / 7pF/ 9.5pF / 12.5pF are available (only PML100B support) |
| 12. |
u For every wake-up enabled IO, two optional wake-up speed are supported: normal and fast |
| 13. |
u Eight levels of LVR: 4.0V, 3.5V, 3.0V, 2.7V, 2.5V, 2.2V, 2.0V and 1.8V |
| 14. |
u External interrupt pins: PA0 |
| 15. |
Bandgap circuit to provide 1.20V reference voltage |
| |
|
| CPU Features |
| 1. |
One processing unit operating mode |
| 2. |
86 powerful instructions |
| 3. |
Most instructions are 1T execution cycle |
| 4. |
Programmable stack pointer to provide adjustable stack level |
| 5. |
Direct and indirect addressing modes for data access. Data memories are available for use as an index pointer of Indirect addressing mode |
| 6. |
IO space and memory space are independent |
| |
|