

Version 1.07 - Dec. 26, 2019

Copyright © 2019 by PADAUK Technology Co., Ltd., all rights reserved

6F-6, No.1, Sec. 3, Gongdao 5th Rd., Hsinchu City 30069, Taiwan, R.O.C. TEL: 886-3-572-8688 a www.padauk.com.tw



# **IMPORTANT NOTICE**

PADAUK Technology reserves the right to make changes to its products or to terminate production of its products at any time without notice. Customers are strongly recommended to contact PADAUK Technology for the latest information and verify whether the information is correct and complete before placing orders.

PADAUK Technology products are not warranted to be suitable for use in life-support applications or other critical applications. PADAUK Technology assumes no liability for such applications. Critical applications include, but are not limited to, those which may involve potential risks of death, personal injury, fire or severe property damage.

PADAUK Technology assumes no responsibility for any issue caused by a customer's product design. Customers should design and verify their products within the ranges guaranteed by PADAUK Technology. In order to minimize the risks in customers' products, customers should design a product with adequate operating safeguards.



# Table of content

Featu	res	.8
1.1.	Special Features	8
1.2.	System Features	8
1.3.	CPU Features	9
1.4.	Package Information:	9
Gene	ral Description and Block Diagram	10
PMC1	31/PMS131/PMS130 Family and Pin Description	11
Devic	e Characteristics	17
4.1.	AC/DC Device Characteristics	17
4.2.	Absolute Maximum Ratings	19
4.3.	Typical ILRC frequency vs. VDD and temperature	20
4.4.	Typical IHRC frequency deviation vs. VDD (calibrated to 16MHz)	20
4.5.	Typical ILRC Frequency vs. Temperature	21
4.6.	Typical IHRC Frequency vs. Temperature (calibrated to 16MHz)	21
4.7.	Typical operating current vs. VDD @ system clock = ILRC/n	22
4.8.	Typical operating current vs. VDD @ system clock = IHRC/n	22
4.9.	Typical operating current vs. VDD @ system clock = 4MHz EOSC / n	23
4.10.	Typical operating current vs. VDD @ system clock = 32kHz EOSC / n	23
4.11.	Typical operating current vs. VDD @ system clock = 1MHz EOSC / n	24
4.12.	Typical IO driving current (I_OH) and sink current (I_OL)	24
4.13.	Typical IO input high/low threshold voltage $(V_{IH}/V_{IL})$	25
4.14.	Typical resistance of IO pull high device	25
4.15.	Typical power down current ( $I_{PD}$ ) and power save current ( $I_{PS}$ )	26
Funct	tional Description	27
5.1.	Program Memory OTP	27
5.2.	Boot Procedure	27
	5.2.1. Timing charts for reset conditions	28
5.3.	Data Memory - SRAM	29
5.4.	Oscillator and clock	29
	5.4.1. Internal High RC oscillator and Internal Low RC oscillator	29
	5.4.2. Chip calibration	
	5.4.3. IHRC Frequency Calibration and System Clock	29
	<ol> <li>1.1.</li> <li>1.2.</li> <li>1.3.</li> <li>1.4.</li> <li>Gene</li> <li>PMC1</li> <li>Devic</li> <li>4.1.</li> <li>4.2.</li> <li>4.3.</li> <li>4.4.</li> <li>4.5.</li> <li>4.6.</li> <li>4.7.</li> <li>4.8.</li> <li>4.9.</li> <li>4.10.</li> <li>4.13.</li> <li>4.14.</li> <li>4.15.</li> <li>Funct</li> <li>5.1.</li> <li>5.2.</li> <li>5.3.</li> </ol>	<ul> <li>1.2. System Features.</li> <li>1.3. CPU Features.</li> <li>1.4. Package Information:</li> <li>General Description and Block Diagram.</li> <li>PMC131/PMS131/PMS130 Family and Pin Description</li> <li>Device Characteristics.</li> <li>4.1. AC/DC Device Characteristics</li> <li>4.2. Absolute Maximum Ratings.</li> <li>4.3. Typical ILRC frequency vs. VDD and temperature</li> <li>4.4. Typical ILRC Frequency vs. Temperature (alibrated to 16MHz).</li> <li>4.5. Typical ILRC Frequency vs. Temperature (alibrated to 16MHz).</li> <li>4.7. Typical operating current vs. VDD @ system clock = ILRC/n.</li> <li>4.8. Typical operating current vs. VDD @ system clock = ILRC/n.</li> <li>4.9. Typical operating current vs. VDD @ system clock = IARC/n.</li> <li>4.1. Typical operating current vs. VDD @ system clock = IARC/n.</li> <li>4.2. Typical operating current vs. VDD @ system clock = IARC/n.</li> <li>4.3. Typical operating current vs. VDD @ system clock = IARC/n.</li> <li>4.4. Typical operating current vs. VDD @ system clock = IARC/n.</li> <li>4.5. Typical operating current vs. VDD @ system clock = 1MHz EOSC / n.</li> <li>4.1. Typical operating current (lot) and sink current (loc).</li> <li>4.1. Typical IO driving current (lop) and sink current (loc).</li> <li>4.1. Typical loger of IO pull high device.</li> <li>4.1. Typical poser down current (lpn) and power save current (lps).</li> <li>Functional Description.</li> <li>5.1. Program Memory - OTP.</li> <li>5.2. Boot Procedure.</li> <li>5.2.1. Timing charts for reset conditions.</li> <li>5.3. Data Memory - SRAM.</li> <li>5.4. Oscillator and clock.</li> <li>5.4.1. Internal High RC oscillator and Internal Low RC oscillator</li> <li>5.4.2. Chip calibration.</li> </ul>



		5.4.4.	External Crystal Oscillator	31
		5.4.5.	System Clock and LVR level	33
		5.4.6.	System Clock Switching	34
	5.5.	16-bit T	-imer (Timer16)	35
	5.6.	8-bit Tir	mer (Timer2/Timer3) with PWM generation	37
		5.6.1.	Using the Timer2 to generate periodical waveform	38
		5.6.2.	Using the Timer2 to generate 8-bit PWM waveform	40
		5.6.3.	Using the Timer2 to generate 6-bit PWM waveform	41
	5.7.	WatchE	Dog Timer	42
	5.8.	Interrup	ot	43
	5.9.	Power-	Save and Power-Down	46
		5.9.1.	Power-Save mode ("stopexe")	46
		5.9.2.	Power-Down mode ("stopsys")	47
		5.9.3.	Wake-up	48
	5.10.	IO Pins	5	49
	5.11.	Reset a	and LVR	50
		5.11.1.	Reset	50
		5.11.2.	LVR reset	50
	5.12.	Analog	-to-Digital Conversion (ADC) module	50
		5.12.1.	The input requirement for AD conversion	51
		5.12.2.	Select the ADC bit resolution	52
		5.12.3.	Select the reference high voltage	52
		5.12.4.	ADC clock selection	52
		5.12.5.	AD conversion	53
		5.12.6.	Configure the analog pins	53
		5.12.7.	Using the ADC	53
	5.13.	Multiplie	er	54
6.	IO Re	gisters		55
	6.1.	ACC St	tatus Flag Register ( <i>flag</i> ), IO address = 0x00	55
	6.2.		Pointer Register ( <i>sp</i> ), IO address = 0x02	
	6.3.	Clock N	Node Register (clkmd), IO address = 0x03	55
	6.4.	Interrup	ot Enable Register (inten), IO address = 0x04	56
	6.5.		ot Request Register ( <i>intrq</i> ), IO address = 0x05	
	6.6.	Multipli	er Operand Register ( <i>mulop</i> ), IO address = 0x08	56
	6.7.	Multipli	er Result High Byte Register ( <i>mulrh</i> ), IO address = 0x09	56
	6.8.	-	6 mode Register ( <i>t16m</i> ), IO address = 0x06	
	6.9.	Externa	al Oscillator setting Register ( <i>eoscr</i> ), IO address = 0x0a	57



	6.10.	Interrupt Edge Select Register ( <i>integs</i> ), IO address = 0x0c	
	6.11. I	Port A Digital Input Enable Register ( <i>padier</i> ), IO address = 0x0d	
	6.12.	Port B Digital Input Enable Register ( <i>pbdier</i> ), IO address = 0x0e	59
	6.13.	Port A Data Register (pa), IO address = 0x10	59
	6.14.	Port A Control Register (pac), IO address = 0x11	59
	6.15.	Port A Pull-High Register (paph), IO address = 0x12	59
	6.16.	Port B Data Register ( <i>pb</i> ), IO address = 0x14	59
	6.17.	Port B Control Register ( <i>pbc</i> ), IO address = 0x15	59
	6.18.	Port B Pull-High Register ( <i>pbph</i> ), IO address = 0x16	60
	6.19.	ADC Control Register ( <i>adcc</i> ), IO address = 0x20	60
	6.20.	ADC Regulator Control Register ( <i>adcrgc</i> ), IO address = 0x1c	60
	6.21.	ADC Mode Register ( <i>adcm</i> ), IO address = 0x21	61
	6.22.	ADC Result High Register ( <i>adcrh</i> ), IO address = 0x22	61
	6.23.	ADC Result Low Register ( <i>adcrl</i> ), IO address = 0x23	61
	6.24.	Miscellaneous Register ( <i>misc</i> ), IO address = 0x1b	62
	6.25.	Timer2 Control Register ( <i>tm2c</i> ), IO address = 0x3c	63
	6.26.	Timer2 Counter Register ( <i>tm2ct</i> ), IO address = 0x3d	63
	6.27.	Timer2 Scalar Register ( <i>tm2s</i> ), IO address = 0x37	63
	6.28.	Timer2 Bound Register ( <i>tm2b</i> ), IO address = 0x09	64
	6.29.	Timer3 Control Register ( <i>tm3c</i> ), IO address = 0x2e	64
	6.30.	Timer3 Counter Register ( <i>tm3ct</i> ), IO address = 0x2f	64
	6.31.	Timer3 Scalar Register ( <i>tm</i> 3s), IO address = 0x39	65
	6.32.	Timer3 Bound Register ( <i>tm3b</i> ), IO address = 0x23	65
	6.33.	RESET Status Register ( <i>rstst</i> ), IO address = 0x25	65
7.	Instru	ictions	66
	7.1.	Data Transfer Instructions	67
	7.2.	Arithmetic Operation Instructions	69
	7.3.	Shift Operation Instructions	71
	7.4.	Logic Operation Instructions	72
	7.5.	Bit Operation Instructions	74
	7.6.	Conditional Operation Instructions	75
	7.7.	System control Instructions	77
	7.8.	Summary of Instructions Execution Cycle	78
	7.9.	Summary of affected flags by Instructions	79
	7.10.	RAM definition	79
8.	Code	Options	80
	•	al Notes	04



9.1.	Warnir	ng	81
9.2.	Using	IC	81
	9.2.1.	IO pin usage and setting	81
	9.2.2.	Interrupt	83
	9.2.3.	System clock switching	83
	9.2.4.	Power down mode, wakeup and watchdog	84
	9.2.5.	TIMER16 time out	85
	9.2.6.	IHRC	85
	9.2.7.	LVR	85
	9.2.8.	Programming the PMC131/PMS131/PMS130	86
9.3.	Using	ICE	86



#### **Revision History:**

Revision	Description						
0.01	2013/12/02	1 <sup>st</sup> version					
0.02	2014/02/17	Add chapter 8 Special Notes					
0.03	2014/06/10	Add (7) in section 8.1.1: Notice of using the PB3					
0.04	2014/12/22	Amend PMS 131/PMS130 operating temperature					
0.05	2015/06/17	<ol> <li>Amend PMS131/PMS130 operating temperature range to -20°C ~ 70°C</li> <li>Amend 4.1 Band-gap reference voltage</li> </ol>					
1.06	2018/11/07	<ol> <li>Updated company address &amp; Tel No.</li> <li>Amend Section 1.1 Special Features</li> <li>Amend Section 1.4 Package Information</li> <li>Add Chapter 3 Pin Assignment and Description: PMC131-S08A, PMC131-D08A, PMC131-S08B, PMC131-D08B, PMC131-U06, PMS131-S08, PMS130-S08, PMS130-D08, PMS130-U06</li> <li>Add AVDD and AGND in Chapter 3</li> <li>Amend 4.7 Typical operating current vs. VDD @ system clock = ILRC/n</li> <li>Amend 4.7 Typical operating current vs. VDD @ system clock = HRC/n</li> <li>Amend 4.9 Typical operating current vs. VDD @ system clock = 4MHz EOSC / n</li> <li>Amend 4.10 Typical operating current vs. VDD @ system clock = 4MHz EOSC / n</li> <li>Amend 4.11 Typical operating current vs. VDD @ system clock = 1LRC/n</li> <li>Amend 4.11 Typical operating current vs. VDD @ system clock = 1000 and 4.11 Typical operating current vs. VDD @ system clock = 1000 and 4.11 Typical operating current vs. VDD @ system clock = 1000 and 4.11 Typical operating current vs. VDD @ system clock = 1000 and 4.11 Typical lO driving current (IOH) and sink current (IOL)</li> <li>Amend 4.11 Typical resistance of IO pull high/ow threshold voltage (VIH/VIL)</li> <li>Amend 5.13 Three oscillation circuits</li> <li>Amend 5.4.5 System Clock and LVR level</li> <li>Amend 5.4.5 System Clock and LVR level</li> <li>Amend 5.9 1 Power-Save mode</li> <li>Amend 5.9 1 Power-Save mode</li> <li>Amend 5.9 1.1 Reset</li> <li>Amend 5.12.7 Using ADC</li> <li>Amend 5.12.7 Using ADC</li> <li>Amend 6.11 Port A Digital Input Enable Register</li> <li>Amend 6.12 Port D Digital Input Enable Register</li> <li>Amend 9.2.1 IO pin usage and setting</li> <li>Amend 9.2.1 IO pin usage and setting</li> <li>Amend 9.2.1 IO pin usage and setting</li> <li>Amend 9.2.1 ID pin usage and setting</li> <li>Amend 9.2.1 INPI Si31/PMS130</li> <li>Amend 9.2.9 Programming the PMC131/PMS131/PMS130</li> </ol>					
1.07	2019/12/26	<ol> <li>Amend 1.2, 4.3, 4.4, 4.5, 4.6, 4.9, 4.10, 4.11, 5.6, 5.6.1, 5.6.2, 5.6.3, 5.9.1, 5.9.3, 5.12.7, 6.3, 6.11, 6.12, 6.33, 9.2.8</li> <li>Amend 4.1: V<sub>IL</sub>, t<sub>WDT</sub></li> <li>Delete 4.16 and add 5.2.1</li> <li>Amend Fig. 10</li> <li>Amend Chapter 3 and Chapter 8</li> <li>Delete 9.2.8: additional functions</li> </ol>					



### 1. Features

#### 1.1. Special Features

- ◆ PMC131 series:
  - ♦ High EFT series
  - ♦ Operating temperature range: -40°C ~ 85°C
- PMS131, PMS130 series:
  - ♦ General purpose series
  - ♦ Not supposed to use in AC RC step-down powered or high EFT requirement applications.
    - PADAUK assumes no liability if such kind of applications can not pass the safety regulation tests.
  - ♦ Operating temperature range: -20°C ~ 70°C

#### 1.2. System Features

- 1.5KW OTP program memory
- 88 Bytes data RAM
- One hardware 16-bit timer
- Two hardware 8-bit timers with PWM generation
- Provide 1T 8x8 hardware multiplier
- Support fast wake-up
- 14 IO pins
- Every IO pin can be configured to enable wake-up function
- Band-gap circuit to provide 1.20V reference voltage, including 1 channel from internal band-gap reference voltage or 0.24\*V<sub>DD</sub>
- Up to 12-channel 12-bit resolution ADC
- ◆ Operating voltage range: 2.2V ~ 5.5V
- Operating frequency and voltage for both crystal mode and IHRC mode DC ~ 8MHz@V<sub>DD</sub> $\geq$  3.1V  $DC \sim 4MHz@V_{DD} \ge 2.5V$ DC ~ 2MHz@V<sub>DD</sub> $\geq$  2.2V
- Provide ADC reference high voltage: external input, internal V<sub>DD</sub>, Band-gap 1.20V, 4V, 3V, 2V
- Clock sources: internal high RC oscillator, internal low RC oscillator and external crystal oscillator
- Eight levels of LVR reset: 4.1V, 3.6V, 3.1V, 2.8V, 2.5V, 2.2V, 2.0V, 1.8V
- Four selectable external interrupt pins



#### 1.3. CPU Features

- One processing unit operating mode
- 86 powerful instructions
- Most instructions are 1T execution cycle
- Programmable stack pointer to provide adjustable stack level
- Direct and indirect addressing modes for data and instructions
- Direct and indirect addressing modes for data access. Data memories are available for use as an index pointer of Indirect addressing mode
- IO space and memory space are independent

#### 1.4. Package Information:

#### PMC131 series

- ♦ PMC131-S16A: SOP16 (150mil);
- ♦ PMC131-S16B: SOP16 (150mil);
- PMC131-D16A: DIP16 (300mil);
- PMC131-D16B: DIP16 (300mil);
- ♦ PMC131-S14: SOP14 (150mil);
- PMC131-D14: DIP14 (300mil);
- ♦ PMC131-M10: MSOP10 (118mil);
- ♦ PMC131-S08A: SOP8 (150mil);
- ♦ PMC131-S08B: SOP8 (150mil);
- ♦ PMC131-D08A: DIP8 (300mil);
- ♦ PMC131-D08B: DIP8 (300mil);
- PMC131-U06: SOT23-6 (60mil)

#### ♦ PMS131 series

- ♦ PMS131-S16: SOP16 (150mil);
- ♦ PMS131-D16: DIP16 (300mil);
- ♦ PMS131-S14: SOP14 (150mil);
- ♦ PMS131-D14: DIP14 (300mil);
- ♦ PMS131-S08: SOP8 (150mil)

#### PMS130 series

- PMS130-M10: MSOP10 (118mil);
- ♦ PMS130-S08: SOP8 (150mil);
- PMS130-D08: DIP8 (300mil);
- PMS130-U06: SOT23-6 (60mil)



### 2. General Description and Block Diagram

The PMC131/PMS131/PMS130 family is an ADC-Type, fully static, OTP-based CMOS 8-bit microcontroller. It employs RISC architecture and all the instructions are executed in one cycle except that some instructions are two cycles that handle indirect memory access.

1.5KW bits OTP program memory and 88 bytes data SRAM are inside, one up to 12 channels 12-bit ADC is built inside the chip with one channel for internal band-gap reference voltage or  $0.24^{*}V_{DD}$ . PMC131/PMS131/PMS130 also provides three hardware timers: one is 16-bit timer and the other two are 8-bit timers with PWM generation.





### 3. PMC131/PMS131/PMS130 Family and Pin Description

### PMC131 series





#### PMS131/PMS130 series







#### **Pin Description**

Pin Name	Pin Type & Buffer Type	Description
PA7 / X1	IO ST / CMOS	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 7 of port A. It can be configured as digital input or two-state output, with pull-up resistor.</li> <li>(2) X1 when crystal oscillator is used.</li> <li>If this pin is used for crystal oscillator, bit 7 of <i>padier</i> register must be programmed "0" to avoid leakage current. This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 7 of <i>padier</i> register is "0".</li> </ul>
PA6 / X2	IO ST / CMOS	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 6 of port A. It can be configured as digital input or two-state output, with pull-up resistor.</li> <li>(2) X2 when crystal oscillator is used.</li> <li>If this pin is used for crystal oscillator, bit 6 of <i>padier</i> register must be programmed "0" to avoid leakage current. This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 6 of <i>padier</i> register is "0".</li> </ul>
PA5 / PRSTB	IO (OD) ST / CMOS	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 5 of port A. It can be configured as digital inputor open-drain output.</li> <li>(2) Hardware reset.</li> <li><u>Please note that PA5 does NOT have pull-up resistor</u>.</li> <li>This pin can be used to wake-up system during sleep mode; however, wake-up function is also disabled if bit 5 of <i>padier</i> register is "0". <u>Please put 33Ω resistor in series to have high noise immunity when this pin is in input mode.</u></li> </ul>
PA4 / AD9 / INT1A	IO ST / CMOS / Analog	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 4 of port A. It can be configured as digital input or two-state output, with pull-up resistor by software independently.</li> <li>(2) Channel 9 of ADC analog input</li> <li>(3) External interrupt line 1A. It can be used as an external interrupt line 1. Both rising edge and falling edge are accepted to request interrupt service and configurable by register setting</li> <li>When this pin is configured as analog input, please use bit 4 of register <i>padier</i> to disable the digital input to prevent current leakage. The bit 4 of <i>padier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.</li> </ul>
PA3 / AD8 / PWM1	IO ST / CMOS / Analog	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 3 of port A. It can be configured as digital input or two-state output, with pull-up resistor by software independently.</li> <li>(2) Channel 8 of ADC analog input</li> <li>(3) PWM output from Timer2</li> <li>When this pin is configured as analog input, please use bit 3 of register <i>padier</i> to disable the digital input to prevent current leakage. The bit 3 of <i>padier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.</li> </ul>



Pin Name	Pin Type & Buffer Type	Description
PA0 / AD10 / INT0	IO ST / CMOS / Analog	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 0 of port A. It can be configured as digital input or two-state output, with pull-up resistor by software independently.</li> <li>(2) Channel 10 of ADC analog input</li> <li>(3) External interrupt line 0. It can be used as an external interrupt line 0. Both rising edge and falling edge are accepted to request interrupt service and configurable by register setting.</li> <li>The bit 0 of <i>padier</i> register can be set to "0" to disable wake-up from power-down by toggling this pin.</li> </ul>
PB7 / AD7 / PWM2	IO ST / CMOS / Analog	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 7 of port B. It can be configured as digital input or two-state output, with pull-up resistor by software independently.</li> <li>(2) Channel 7 of ADC analog input</li> <li>(3) PWM output from Timer3</li> <li>When this pin is configured as analog input, please use bit 7 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 7 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.</li> </ul>
PB6 / AD6 / PWM2	IO ST / CMOS / Analog	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 6 of port B. It can be configured as digital input or two-state output, with pull-up resistor by software independently.</li> <li>(2) Channel 6 of ADC analog input</li> <li>(3) PWM output from Timer3</li> <li>When this pin is configured as analog input, please use bit 6 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 6 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.</li> </ul>
PB5 / AD5 / INT0A / PWM2	IO ST / CMOS / Analog	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 5 of port B. It can be configured as digital input or two-state output, with pull-up resistor by software independently.</li> <li>(2) Channel 5 of ADC analog input</li> <li>(3) External interrupt line 0A. It can be used as an external interrupt line 0. <u>Both rising edge and falling edge are accepted to request interrupt service and configurable by register setting</u>.</li> <li>(4) PWM output from Timer3</li> <li>When this pin is configured as analog input, please use bit 5 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 5 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.</li> </ul>



Pin Name	Pin Type & Buffer Type	Description
PB4 / AD4 / PWM1	IO ST / CMOS / Analog	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 4 of port B. It can be configured as digital input or two-state output, with pull-up resistor by software independently.</li> <li>(2) Channel 4 of ADC analog input</li> <li>(3) PWM output from Timer2</li> <li>When this pin is configured as analog input, please use bit 4 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 4 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.</li> </ul>
PB3 / AD3	IO ST / CMOS / Analog	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 3 of port B. It can be configured as digital input or two-state output, with pull-up resistor by software independently.</li> <li>(2) Channel 3 of ADC analog input</li> <li>When this pin is configured as analog input, please use bit 3 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 3 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.</li> </ul>
PB2 / AD2 / PWM1	IO ST / CMOS / Analog	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 2 of port B. It can be configured as digital input or two-state output, with pull-up resistor by software independently.</li> <li>(2) Channel 2 of ADC analog input</li> <li>(3) PWM output from Timer2</li> <li>When this pin is configured as analog input, please use bit 2 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 2 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.</li> </ul>
PB1 / AD1 / Vref	IO ST / CMOS / Analog	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 1 of port B. It can be configured as digital input or two-state output, with pull-up resistor by software independently.</li> <li>(2) Channel 1 of ADC analog input</li> <li>(3) External reference high voltage for ADC.</li> <li>When this pin is configured as analog input, please use bit 1 of register <i>pbdier</i> to disable the digital input to prevent current leakage. The bit 1 of <i>pbdier</i> register can be set to "0" to disable digital input; wake-up from power-down by toggling this pin is also disabled.</li> </ul>



Pin Name	Pin Type & Buffer Type	Description					
PB0 / AD0 / INT1	IO ST / CMOS / Analog	<ul> <li>The functions of this pin can be:</li> <li>(1) Bit 0 of port B. It can be configured as digital input or two-state output, with pull-up resistor by software independently.</li> <li>(2) Channel 0 of ADC analog input. When this pin acts as analog input, please use bit 0 of register <i>pbdier</i> to disable the digital input to prevent current leakage.</li> <li>(3) External interrupt line 1. It can be used as an external interrupt line 1. <u>Both rising edge and falling edge are accepted to request interrupt service and configurable by register setting</u>.</li> <li>If bit 0 of <i>pbdier</i> register is set to "0" to disable digital input, wake-up from power-down by toggling this pin is also disabled.</li> </ul>					
VDD / AVDD	VDD / AVDD	VDD: Digital positive power AVDD: Analog positive power VDD is the IC power supply while AVDD is the ADC power supply. AVDD and VDD are double bonding internally and they have the same external pin.					
GND / AGND	GND / AGND	GND: Digital negative power AGND: Analog negative power GND is the IC ground pin while AGND is the ADC ground pin. AGND and GND are double bonding internally and they have the same external pin.					
-	ut/Output; <b>ST</b> : 6: CMOS voltag	Schmitt Trigger input; <b>OD</b> : Open Drain; <b>Analo</b> g: Analog input pin; ge level					



### 4. Device Characteristics

#### 4.1. AC/DC Device Characteristics

All data are acquired under the conditions of  $V_{DD}$ =5.0V,  $f_{SYS}$ =2MHz unless noted.

Symbol	Description	Min	Тур	Max	Unit	Conditions (Ta=25℃)
$V_{DD}$	Operating Voltage	2.2	5.0	5.5	V	
f <sub>SYS</sub>	System clock (CLK)* = IHRC/2 IHRC/4 IHRC/8 ILRC	0 0 0	37K	8M 4M 2M	Hz	$\begin{array}{l} \text{Under}\_20ms\_V_{\text{DD}}\_ok^{**}=Y/N\\ \text{V}_{\text{DD}}\geqq~2.5\text{V}\ /\ \text{V}_{\text{DD}}\geqq~3.1\text{V}\\ \text{V}_{\text{DD}}\geqq~2.2\text{V}\ /\ \text{V}_{\text{DD}}\geqq~2.5\text{V}\\ \text{V}_{\text{DD}}\geqq~2.2\text{V}\ /\ \text{V}_{\text{DD}}\geqq~2.2\text{V}\\ \text{V}_{\text{DD}}\geqq~2.2\text{V}\ /\ \text{V}_{\text{DD}}\geqq~2.2\text{V}\\ \text{V}_{\text{DD}}\equiv~5.0\text{V} \end{array}$
I <sub>OP</sub>	Operating Current		1.7 15		mA uA	f <sub>SYS</sub> =IHRC/16=1MIPS@5.0V f <sub>SYS</sub> =ILRC=21kHz@3.3V
I <sub>PD</sub>	Power Down Current (by <b>stopsys</b> command)		2.0 1.0		uA uA	$f_{SYS}$ = 0Hz,V <sub>DD</sub> =5.0V $f_{SYS}$ = 0Hz,V <sub>DD</sub> =3.3V
I <sub>PS</sub>	Power Save Current (by <b>stopexe</b> command)		0.3		mA	V <sub>DD</sub> =5.0V; Band-gap, LVR, IHRC, ILRC, Timer16 modules are ON.
V <sub>IL</sub>	Input low voltage for IO lines	0		$0.2V_{DD}$	V	
V <sub>IH</sub>	Input high voltage for IO lines	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V	
I <sub>OL</sub>	IO lines sink current PA5 only	8 3	11 4	14 5.5	mA	$V_{DD}$ =5.0V, $V_{OL}$ =0.5V
I <sub>ОН</sub>	IO lines drive current	-6	-8	-10	mA	V <sub>DD</sub> =5.0V, V <sub>OH</sub> =4.5V
$V_{\text{IN}}$	Input voltage	-0.3		V <sub>DD</sub> +0.3	V	
I <sub>INJ (PIN)</sub>	Injected current on pin			1	mA	$V_{\text{DD}}\text{+}0.3\!\geq\!V_{\text{IN}}\!\geq~\text{-}0.3$
R <sub>PH</sub>	Pull-high Resistance		62 100 210		KΩ	V <sub>DD</sub> =5.0V V <sub>DD</sub> =3.3V V <sub>DD</sub> =2.2V
V <sub>lvr</sub>	Low Voltage Detect Voltage * (Brown-out voltage)	3.86 3.35 2.84 2.61 2.37 2.04 1.86 1.67	4.15 3.60 3.05 2.80 2.55 2.20 2.00 1.80	4.44 3.85 3.26 3.00 2.73 2.35 2.14 1.93	V	
	Band-gap Reference Voltage (before calibration)	1.11	1.20	1.29		V <sub>DD</sub> =5V, 25°C
V <sub>BG</sub>	Band-gap Reference Voltage * (after calibration)	1.140* 1.145*	1.200* 1.200*	1.260* 1.255*	V	V <sub>DD</sub> =2.2V ~ 5.5V -40°C <ta<85°c* -20°C <ta<70°c*< td=""></ta<70°c*<></ta<85°c* 



Symbol	Description	Min	Тур	Max	Unit	Conditions (Ta=25℃)
		15.76*	16*	16.24*		25°C, V <sub>DD</sub> =2.2V~5.5V
4					MHz	V <sub>DD</sub> =2.2V~5.5V,
f <sub>IHRC</sub>	Frequency of IHRC after calibration *	15.04*	16*	16.96*	IVIHZ	-40°C <ta<85°c*< td=""></ta<85°c*<>
		15.20*	16*	16.80*		-20°C <ta<70°c*< td=""></ta<70°c*<>
		31.3*	37*	41.9*		V <sub>DD</sub> =5.0V, Ta=25°C
		24.0*	37*	50.0*		V <sub>DD</sub> =5.0V, -40°C <ta<85°c*< td=""></ta<85°c*<>
f	Fraguency of ILPC *	25.9*	37*	48.1*	kHz	V <sub>DD</sub> =5.0V, -20°C <ta<70°c*< td=""></ta<70°c*<>
f <sub>ILRC</sub>	Frequency of ILRC *	18.3*	21*	24.5*	КПД	V <sub>DD</sub> =3.3V, Ta=25°C
		14.0*	21*	29.0*		V <sub>DD</sub> =3.3V, -40°C <ta<85°c*< td=""></ta<85°c*<>
		14.7*	21*	27.3*		V <sub>DD</sub> =3.3V, -20°C <ta<70°c*< td=""></ta<70°c*<>
t <sub>INT</sub>	Interrupt pulse width	30			ns	$V_{DD} = 5.0 V$
$V_{\text{ADC}}$	Supply voltage for workable ADC	2.5		5.0	V	
$V_{AD}$	AD Input Voltage	0		V <sub>DD</sub>	V	
ADrs	ADC resolution			12	bit	
			0.9		mA	@5V
ADcs	ADC current consumption		0.8			@3V
ADclk	ADC clock period		2		us	2.5V ~ 5.5V
			13			8-bit resolution
	ADC conversion time		14			9-bit resolution
t <sub>ADCONV</sub>	$(T_{ADCLK}$ is the period of the selected		15		$T_{ADCLK}$	10-bit resolution
	AD conversion clock)		16			11-bit resolution
			17			12-bit resolution
AD DNL	ADC Differential NonLinearity		±2*		LSB	
AD INL	ADC Integral NonLinearity		±4*		LSB	
ADos	ADC offset*		3		mV	@V <sub>DD</sub> =3V
	ADC reference high voltage					@V <sub>DD</sub> =5V
V <sub>REFH</sub>	4V	3.90	4	4.10		
V REFH	3V	2.93	3	3.07		
	2V	1.95	2	2.05		
$V_{DR}$	RAM data retention voltage*	1.5			V	in stop mode.
			2048			misc[1:0]=00 (default)
+	Watchdog timogut pariod		4096		 	misc[1:0]=01
t <sub>WDT</sub>	Watchdog timeout period		16384		T <sub>ILRC</sub>	misc[1:0]=10
			256			misc[1:0]=11



Symbol	Description	Min	Тур	Max	Unit	Conditions (Ta=25℃)	
	System wake-up period						
	Fast wake-up by IO toggle from STOPEXE suspend		128		T <sub>SYS</sub>	Where T <sub>SYS</sub> is the time period of system clock	
	Fast wake-up by IO toggle from STOPSYS suspend, IHRC is the system clock		128 T <sub>SYS</sub> + T <sub>SIHRC</sub>			Where $T_{SIHRC}$ is the stable time of IHRC from power-on. $T_{SIHRC} = 5$ us@5V	
t <sub>WUP</sub>	Fast wake-up by IO toggle from STOPSYS suspend, ILRC is the system clock		128 T <sub>SYS</sub> + T <sub>SILRC</sub>			Where $T_{SILRC}$ is the stable time of ILRC from power-on. $T_{SILRC} = 43 \text{ms} @5 \text{V}$	
	Normal wake-up from STOPEXE or STOPSYS suspend		1024		T <sub>ILRC</sub>	Where T <sub>ILRC</sub> is the clock period of ILRC	
t <sub>SBP</sub>	System boot-up period from power-on		1024		T <sub>ILRC</sub>	Where T <sub>ILRC</sub> is the clock period of ILRC	
t <sub>RST</sub>	External reset pulse width	120			us	@V <sub>DD</sub> =5V	

\*These parameters are for design reference, not tested for each chip.

\*\* Under\_20ms\_V<sub>DD</sub>\_Ok is a checking condition for the  $V_{DD}$  rising from 0V to the stated voltage within 20ms.

#### 4.2. Absolute Maximum Ratings

- Supply Voltage ...... 2.2V ~ 5.5V
- Input Voltage ......--0.3V ~ V<sub>DD</sub> + 0.3V
- Operating Temperature ..... PMC131 series: -40°C ~ 85°C
- PMS131, PMS130 series: -20°C ~ 70°C
- Junction Temperature ...... 150°C
- Storage Temperature .....--50°C ~ 125°C





### 4.3. Typical ILRC frequency vs. VDD and temperature

4.4. Typical IHRC frequency deviation vs. VDD (calibrated to 16MHz)







### 4.5. Typical ILRC Frequency vs. Temperature

4.6. Typical IHRC Frequency vs. Temperature (calibrated to 16MHz)





#### 4.7. Typical operating current vs. VDD @ system clock = ILRC/n

Conditions:

ON: ILRC;

**OFF**: Band-gap, LVR, IHRC, EOSC, T16, TM2, TM3, ADC modules;

IO: PA0:0.5Hz output toggle and no loading, others: input and no floating



#### 4.8. Typical operating current vs. VDD @ system clock = IHRC/n

Conditions:

ON: Band-gap, LVR, IHRC;

OFF: ILRC, EOSC, LVR, T16, TM2, TM3, ADC modules;

IO: PA0:0.5Hz output toggle and no loading, others: input and no floating





#### 4.9. Typical operating current vs. VDD @ system clock = 4MHz EOSC / n

Conditions:

**ON**: EOSC, MISC.6 = 1;

OFF: Band-gap, LVR, IHRC, ILRC, T16, TM2, TM3, ADC modules;

IO: PA0:0.5Hz output toggle and no loading, others: input and no floating



#### 4.10.Typical operating current vs. VDD @ system clock = 32kHz EOSC / n

Conditions:

**ON**: EOSC, MISC.6 = 1;

OFF: Band-gap, LVR, IHRC, ILRC, T16, TM2, TM3, ADC modules;

IO: PA0:0.5Hz output toggle and no loading, others: input and no floating





#### 4.11.Typical operating current vs. VDD @ system clock = 1MHz EOSC / n

Conditions:

**ON**: EOSC, MISC.6 = 1;

OFF: Band-gap, LVR, IHRC, ILRC, T16, TM2, TM3, ADC modules;

IO: PA0:0.5Hz output toggle and no loading, others: input and no floating



#### 4.12. Typical IO driving current (I<sub>OH</sub>) and sink current (I<sub>OL</sub>)







### 4.13. Typical IO input high/low threshold voltage (V<sub>IH</sub>/V<sub>IL</sub>)

### 4.14. Typical resistance of IO pull high device





### 4.15. Typical power down current ( $I_{PD}$ ) and power save current ( $I_{PS}$ )







### 5. Functional Description

#### 5.1. Program Memory -- OTP

The OTP (One Time Programmable) program memory is used to store the program instructions to be executed. The OTP program memory may contains the data, tables and interrupt entry. After reset, the initial address is 0x00. The interrupt entry is 0x10 if used, the last eight addresses are reserved for system using, like checksum, serial number, etc. The OTP program memory for PMC131/PMS131/PMS130 is a 1.5Kx14 bit that is partitioned as Table 1. The OTP memory from address '0x5F8 to 0x5FF is for system using, address space from0x001 to 0x00F and from 0x011 to 0x5F7 are user program spaces.

Address	Function
0x000	Reset – goto instruction
0x001	User program
0x002	User program
•	•
0x00F	User program
0x010	Interrupt entry address
0x011	User program
•	•
0x5F7	User program
0x5F8	System Using
•	•
0x5FF	System Using

Table 1: Program Memory Organization

#### 5.2. Boot Procedure

POR (Power-On-Reset) is used to reset PMC131/PMS131/PMS130 when power up, however, the supply voltage may be not stable. To ensure the stability of supply voltage after power up, it will wait 1024 ILRC clock cycles before first instruction being executed, which is  $t_{SBP}$  and shown in the Fig. 1. After boot up procedure, the default system clock is ILRC; user should ensure that the power should be stable after boot up time.



Boot up from Power-On Reset

Fig.1: Power-Up Sequence



#### 5.2.1. Timing charts for reset conditions









#### 5.3. Data Memory - SRAM

The access of data memory can be byte or bit operation. Besides data storage, the SRAM data memory is also served as data pointer of indirect access method and the stack memory.

For indirect memory access mechanism, the data memory is used as the data pointer to address the data byte. All the data memory could be the data pointer; it's quite flexible and useful to do the indirect memory access. Since the data width is 8-bit, all the 88 bytes data memory of PMC131/PMS131/PMS130 can be accessed by indirect access mechanism.

#### 5.4. Oscillator and clock

There are three oscillator circuits provided by PMC131/PMS131/PMS130: external crystal oscillator (EOSC), internal high RC oscillator (IHRC) and internal low RC oscillator (ILRC), and these three oscillators are enabled or disabled by registers eoscr.7, clkmd.4 and clkmd.2 independently. User can choose one of these three oscillators as system clock source and use *clkmd* register to target the desired frequency as system clock to meet different applications.

Oscillator Module	Enable/Disable
EOSC	eoscr.7
IHRC	clkmd.4
ILRC	clkmd.2

Table 2: Three oscillation circuits

#### 5.4.1. Internal High RC oscillator and Internal Low RC oscillator

After boot-up, the IHRC and ILRC oscillators are enabled. The frequency of IHRC can be calibrated to eliminate process variation by *ihrcr* register; normally it is calibrated to 16MHz. Please refer to the measurement chart for IHRC frequency verse  $V_{DD}$  and IHRC frequency verse temperature. The frequency will vary by process, supply voltage and temperature, please refer to DC specification and do not use for accurate timing application.

#### 5.4.2. Chip calibration

The IHRC frequency and band-gap reference voltage may be different chip by chip due to manufacturing variation, PMC131/PMS131/PMS130 provide both the IHRC frequency calibration and band-gap calibration to eliminate this variation, and this function can be selected when compiling user's program and the command will be inserted into user's program automatically. The calibration command is shown as below:

.ADJUST\_IC SYSCLK=IHRC/(p1), IHRC=(p2)MHz, V<sub>DD</sub>=(p3)V, Band-gap=(p4);

Where, p1=2, 4, 8, 16, 32; In order to provide different system clock.

**p2**=14 ~ 18; In order to calibrate the chip to different frequency, 16MHz is the usually one.

**p3**=2.5 ~ 5.5; In order to calibrate the chip under different supply voltage.

**p4**= On or Off; Band-gap calibration is On or Off.

#### 5.4.3. IHRC Frequency Calibration and System Clock

During compiling the user program, the options for IHRC calibration and system clock are shown as Table 3:



SYSCLK	CLKMD	IHRCR	Description
<ul> <li>Set IHRC / 2</li> </ul>	= 34h (IHRC / 2)	Calibrated	IHRC calibrated to 16MHz, CLK=8MHz (IHRC/2)
<ul> <li>Set IHRC / 4</li> </ul>	= 14h (IHRC / 4)	Calibrated	IHRC calibrated to 16MHz, CLK=4MHz (IHRC/4)
<ul> <li>Set IHRC / 8</li> </ul>	= 3Ch (IHRC / 8)	Calibrated	IHRC calibrated to 16MHz, CLK=2MHz (IHRC/8)
<ul> <li>Set IHRC / 16</li> </ul>	= 1Ch (IHRC / 16)	Calibrated	IHRC calibrated to 16MHz, CLK=1MHz (IHRC/16)
<ul> <li>Set IHRC / 32</li> </ul>	= 7Ch (IHRC / 32)	Calibrated	IHRC calibrated to 16MHz, CLK=0.5MHz (IHRC/32)
○ Set ILRC	= E4h (ILRC / 1)	Calibrated	IHRC calibrated to 16MHz, CLK=ILRC
<ul> <li>Disable</li> </ul>	No change	No Change	IHRC not calibrated, CLK not changed, Band-gap OFF

Table 3: Options for IHRC Frequency Calibration

Usually, .ADJUST\_IC will be the first command after boot up, in order to set the target operating frequency whenever starting the system. The program code for IHRC frequency calibration is executed only one time that occurs in writing the codes into OTP memory; after then, it will not be executed again. If the different option for IHRC calibration is chosen, the system status is also different after boot. The following shows the status of PMC131/PMS131/PMS130 for different option:

(1) .ADJUST\_IC SYSCLK=IHRC/2, IHRC=16MHz, V<sub>DD</sub>=5V, Band-gap=On

After boot up, CLKMD = 0x34:

- ♦ IHRC frequency is calibrated to 16MHz@V<sub>DD</sub>=5V and IHRC module is enabled
- ♦ System CLK = IHRC/2 = 8MHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode, BG=1.2V

(2) .ADJUST\_IC SYSCLK=IHRC/4, IHRC=16MHz, V<sub>DD</sub>=3.3V, Band-gap=On

After boot up, CLKMD = 0x14:

- ♦ IHRC frequency is calibrated to 16MHz@V<sub>DD</sub>=3.3V and IHRC module is enabled
- ♦ System CLK = IHRC/4 = 4MHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode, BG=1.2V

(3) .ADJUST\_IC SYSCLK=IHRC/8, IHRC=16MHz, V<sub>DD</sub>=2.5V, Band-gap=On

After boot up, CLKMD = 0x3C:

- IHRC frequency is calibrated to 16MHz@V<sub>DD</sub>=2.5V and IHRC module is enabled
- ♦ System CLK = IHRC/8 = 2MHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode, BG=1.2V

(4) .ADJUST\_IC SYSCLK=IHRC/16, IHRC=16MHz, V<sub>DD</sub>=2.5V, Band-gap=On

After boot up, CLKMD = 0x1C:

- IHRC frequency is calibrated to 16MHz@V<sub>DD</sub>=2.5V and IHRC module is enabled
- ♦ System CLK = IHRC/16 = 1MHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode, BG=1.2V

(5) .ADJUST\_IC SYSCLK=IHRC/32, IHRC=16MHz, V<sub>DD</sub>=5V, Band-gap=Off

After boot up, CLKMD = 0x7C:

- ♦ IHRC frequency is calibrated to 16MHz@V<sub>DD</sub>=5V and IHRC module is enabled
- System CLK = IHRC/32 = 500kHz
- Watchdog timer is disabled, ILRC is enabled, PA5 is in input mode

(6) .ADJUST\_IC SYSCLK=ILRC, IHRC=16MHz, V<sub>DD</sub>=5V, Band-gap=Off



After boot up, CLKMD = 0XE4:

- ♦ IHRC frequency is calibrated to 16MHz@VDD=5V and IHRC module is disabled
- ♦ System CLK = ILRC
- Watchdog timer is disabled, ILRC is enabled, PA5 is input mode

#### (7) .ADJUST\_IC DISABLE

After boot up, CLKMD is not changed (Do nothing):

- IHRC is not calibrated and IHRC module is disabled, Band-gap is not calibrated
- ♦ System CLK = ILRC or IHRC/64
- Watchdog timer is enabled, ILRC is enabled, PA5 is in input mode,

#### 5.4.4. External Crystal Oscillator

If crystal oscillator is used, a crystal or resonator is required between X1 and X2. Fig. 2 shows the hardware connection under this application; the range of operating frequency of crystal oscillator can be from 32 kHz to <u>4MHz</u>, depending on the crystal placed on; higher frequency oscillator than 4MHz is NOT supported.



Fig.2: Connection of crystal oscillator

Besides crystal, external capacitor and options of PMC131/PMS131/PMS130 should be fine tuned in *eoscr* (0x0b) register to have good sinusoidal waveform. The *eoscr*.7 is used to enable crystal oscillator module, *eoscr*.6 and *eoscr*.5 are used to set the different driving current to meet the requirement of different frequency of crystal oscillator:

- eoscr.[6:5]=01 : Low driving capability, for lower frequency, ex: 32kHz crystal oscillator
- eoscr.[6:5]=10 : Middle driving capability, for middle frequency, ex: 1MHz crystal oscillator
- *eoscr*.[6:5]=11 : High driving capability, for higher frequency, ex: 4MHz crystal oscillator

Table 4 shows the recommended values of C1 and C2 for different crystal oscillator; the measured start-up time under its corresponding conditions is also shown. Since the crystal or resonator had its own characteristic, the capacitors and start-up time may be slightly different for different type of crystal or resonator, please refer to its specification for proper values of C1 and C2.



Frequency	C1	C2	Measured Start-up time	Conditions
4MHz	4.7pF	4.7pF	6ms	(eoscr[6:5]=11, misc.6=0)
1MHz	10pF	10pF	11ms	(eoscr[6:5]=10, misc.6=0)
32kHz	22pF	22pF	450ms	(eoscr[6:5]=01, misc.6=0)

Table 4: Recommend values of C1 and C2 for crystal and resonator oscillators

When using the crystal oscillator, user must pay attention to the stable time of oscillator after enabling it, the stable time of oscillator will depend on frequency ` crystal type ` external capacitor and supply voltage. Before switching the system to the crystal oscillator, user must make sure the oscillator is stable; the reference program is shown as below:

### void FPPA0 (void)

```
{
```

}

. ADJUST\_IC SYSCLK=IHRC/16, IHRC=16MHz, VDD=5V, Band-gap=On // If Band-gap is not calibrated, it can use ". ADJUST\_IC DISABLE" ...

```
EOSCR Enable, 4MHz;
                                          // EOSCR = 0b110_00000;
$
$
      T16M EOSC, /1, BIT13;
                                           // T16 receive 2^14=16384 clocks of crystal EOSC,
                                           // Intrq.T16 =>1, crystal EOSC is stable
WORD count
                        0:
stt16 count;
Intrq.T16
                  0:
            =
do
{
    nop;
}while(!Intrq.T16);
                                           // count from 0x0000 to 0x2000, then set INTRQ.T16
clkmd=
                                           // switch system clock to EOSC;
            0xB4;
                                           // close IHRC
clkmd.4=0;
...
```

Please notice that the crystal oscillator should be fully turned off before entering the power-down mode, in order to avoid unexpected wakeup event. If the 32kHz crystal oscillator is used and extremely low operating current is required, *misc*.6 can be set to "1" to reduce current after crystal oscillator is running normally.



#### 5.4.5. System Clock and LVR level

The clock source of system clock comes from EOSC, IHRC and ILRC, the hardware diagram of system clock in the PMC131/PMS131/PMS130 is shown as Fig. 3.



Fig.3: Options of System Clock

User can choose different operating system clock depends on its requirement; the selected operating system clock should be combined with supply voltage and LVR level to make system stable. The LVR level will be selected during compilation, and the lowest LVR levels can be chosen for different operating frequencies. Please refer to Section 4.1.



#### 5.4.6. System Clock Switching

After IHRC calibration, user may want to switch system clock to a new frequency or may switch system clock at any time to optimize the system performance and power consumption. Basically, the system clock of PMC131/PMS131/PMS130 can be switched among IHRC, ILRC and EOSC by setting the *clkmd* register at any time; system clock will be the new one after writing to *clkmd* register immediately. Please notice that the original clock module can NOT be turned off at the same time as writing command to *clkmd* register. The examples are shown as below and more information about clock switching, please refer to the "Help" -> "Application Note" -> "IC Introduction" -> "Register Introduction" -> CLKMD".

Case 1: Switching system clock from ILRC to IHRC/2

				//	system clock is ILRC	
	CLKMD	=	0x34;	//	switch to IHRC/2,ILRC <u>CAN NOT</u> be disabled here	
	CLKMD.2	=	0;	//	ILRC <u>CAN</u> be disabled at this time	
Case 2: Switching system clock from ILRC to EOSC						
				//	system clock is ILRC	
	CLKMD	=	0xA6;	//	switch to IHRC, ILRC CAN NOT be disabled here	
	CLKMD.2	=	0;	//	ILRC <u>CAN</u> be disabled at this time	
Case 3: Switching system clock from IHRC/2 to ILRC						
				//	system clock is IHRC/2	
	CLKMD	=	0xF4;	//	switch to ILRC, IHRC CAN NOT be disabled here	
	CLKMD.4	=	0;	//	IHRC <u>CAN</u> be disabled at this time	
Case	• 4: Switching system	l clock	from IHRC/2	to EOS	С	
				//	system clock is IHRC/2	
	CLKMD	=	0XB0;	//	switch to EOSC, IHRC CAN NOT be disabled here	
	CLKMD.4	=	0;	//	IHRC <u>CAN</u> be disabled at this time	
Case	• 5: Switching system	l clock	from IHRC/2	to IHRC	2/4	
				//	system clock is IHRC/2, ILRC is enabled here	
	CLKMD	=	0X14;	//	switch to IHRC/4	
Case 6: System may hang if it is to switch clock and turn off original oscillator at the same time						
					system clock is ILRC	
	CLKMD	=	0x30;	//	CAN NOT switch clock from ILRC to IHRC/2 and	
			,		turn off ILRC oscillator at the same time	



#### 5.5. 16-bit Timer (Timer16)

A 16-bit hardware timer (Timer16) is implemented in the PMC131/PMS131/PMS130, the clock sources of Timer16 may come from system clock (CLK), clock of external crystal oscillator (EOSC), internal high RC oscillator (IHRC), internal low RC oscillator (ILRC) and PA0, PA4 a multiplex is used to select clock output for the clock source. Before sending clock to the counter16, a pre-scaling logic with divided-by-1, 4, 16, and 64 is used for wide range counting. The 16-bit counter performs up-counting operation only, the counter initial values can be stored from memory by *stt16* instruction and the counting values can be loaded to memory by *ldt16* instruction. A selector is used to select the interrupt condition of Timer16, whenever overflow occurs, the Timer16 interrupt can be triggered. The hardware diagram of Timer16 is shown as Fig. 4. The interrupt source of Timer16 comes from one of bit 8 to 15 of 16-bit counter, and the interrupt type can be rising edge trigger or falling edge trigger which is specified in the bit 4 of *integs* register (IO address 0x0C).



Fig.4: Hardware diagram of Timer16

When using the Timer16, the syntax for Timer16 has been defined in the .INC file. There are three parameters to define the Timer16; 1<sup>st</sup> parameter is used to define the clock source of Timer16, 2<sup>nd</sup> parameter is used to define the pre-scalar and the last one is to define the interrupt source. The detail description is shown as below:

 T16M IO\_RW
 0x06

 \$ 7~5:
 STOP, SYSCLK, PA4\_F, X, IHRC, EOSC, ILRC, PA0\_F
 // 1<sup>st</sup> par.

 \$ 4~3:
 /1, /4, /16, /64
 // 2<sup>nd</sup> par.

 \$ 2~0:
 BIT8, BIT9, BIT10, BIT11, BIT12, BIT13, BIT14, BIT15
 // 3<sup>rd</sup> par.



User can define the parameters of T16M based on system requirement, some examples are shown below and more examples please refer to "Help  $\rightarrow$  Application Note  $\rightarrow$  IC Introduction  $\rightarrow$  Register Introduction  $\rightarrow$  T16M" in IDE utility.

#### \$ T16M SYSCLK, /64, BIT15;

// choose (SYSCLK/64) as clock source, every 2^16 clock to set INTRQ.2=1
// if using System Clock = IHRC / 2 = 8 MHz
// SYSCLK/64 = 8 MHz/64 = 125kHz, about every 512 mS to generate INTRQ.2=1

#### \$ T16M EOSC, /1, BIT13;

// choose (EOSC/1) as clock source, every 2^14 clocks to generate INTRQ.2=1 // if EOSC=32768 Hz, 32768 Hz/(2^14) = 2Hz, every 0.5S to generate INTRQ.2=1

#### \$ T16M PA0\_F, /1, BIT8;

// choose PA0 as clock source, every 2^9 to generate INTRQ.2=1
// receiving every 512 times PA0 to generate INTRQ.2=1

#### \$ T16M STOP;

// stop Timer16 counting

If Timer16 is operated at free running, the frequency of interrupt can be described as below:

### $F_{INTRQ_{T16M}} = F_{clock \ source} \div P \div 2^{n+1}$

Where, F is the frequency of selected clock source to Timer16;

P is the selection of t16m [4:3]; (1, 4, 16, 64)

N is the n<sup>th</sup> bit selected to request interrupt service, for example: n=10 if bit 10 is selected.


### 5.6. 8-bit Timer (Timer2/Timer3) with PWM generation

Two 8-bit hardware timers (Timer2 and Timer3) with PWM generation are implemented in the PMC131/PMS131/PMS130. The following descriptions thereinafter are for Timer2 only. It is because Timer3 have same structure with Timer2. Please refer to Fig. 5 shown the hardware diagram of Timer2, the clock sources of Timer2 may come from system clock, internal high RC oscillator (IHRC), internal low RC oscillator (ILRC), PA0, PB0 and PA4, bit [7:4] of register tm2c are used to select the clock of Timer2. Please notice that external crystal oscillator is NOT to be the clock of Timer2 because of possible clock glitch. If IHRC is selected for Timer2 clock source, the clock sent to Timer2 will keep running when using ICE in halt state. The output of Timer2 can be sent to pin PB2, PA3 or PB4, depending on bit [3:2] of tm2c register. A clock pre-scaling module is provided with divided-by-1, 4, 16, and 64 options, controlled by bit [6:5] of tm2s register; one scaling module with divided-by-1~31 is also provided and controlled by bit [4:0] of tm2s register. In conjunction of pre-scaling function and scaling function, the frequency of Timer2 clock (TM2\_CLK) can be wide range and flexible.

The Timer2 counter performs 8-bit up-counting operation only; the counter values can be set or read back by *tm2ct* register. The 8-bit counter will be clear to zero automatically when its values reach for upper bound register, the upper bound register is used to define the period of timer or duty of PWM. There are two operating modes for Timer2: period mode and PWM mode; period mode is used to generate periodical output waveform or interrupt event; PWM mode is used to generate PWM output waveform with optional 6-bit or 8-bit PWM resolution, Fig. 6 shows the timing diagram of Timer2 for both period mode and PWM mode.



Fig.5: Timer2 hardware diagram

The output of Timer3 can be sent to pin PB5, PB6 or PB7.







#### 5.6.1. Using the Timer2 to generate periodical waveform

If periodical mode is selected, the duty cycle of output is always 50%; its frequency can be summarized as below:

### Frequency of Output = $Y \div [2 \times (K+1) \times S1 \times (S2+1)]$

Where, Y = tm2c[7:4]: frequency of selected clock source K = tm2b[7:0]: bound register in decimal S1 = tm2s[6:5]: pre-scalar (S1= 1, 4, 16, 64) S2 = tm2s[4:0]: scalar register in decimal (S2= 0 ~ 31)

#### Example 1:

tm2c = 0b0001\_1000, Y=8MHz tm2b = 0b0111\_1111, K=127 tm2s = 0b0\_00\_00000, S1=1, S2=0 → frequency of output = 8MHz ÷ [ 2 × (127+1) × 1 × (0+1) ] = 31.25kHz

#### Example 2:

tm2c = 0b0001\_1000, Y=8MHz tm2b = 0b0111\_1111, K=127 tm2s[7:0] = 0b0\_11\_11111, S1=64, S2 = 31  $\rightarrow$  frequency = 8MHz ÷ (2 × (127+1) × 64 × (31+1)) =15.25Hz



Example 3:					
	tm2c = 0b0001_1000, Y=8MHz				
	tm2b = 0b0000_1111, K=1	5			
	tm2s = 0b0_00_00000, S1	=1, S2=0			
	➔ frequency = 8MHz ÷ ( 2	2 × (15+1) × 1 ×	<b>t</b> (0+1) ) = 250kHz		
Example 4:					
	tm2c = 0b0001_1000, Y=8	MHz			
	tm2b = 0b0000_0001, K=1				
	tm2s = 0b0_00_00000, S1	=1, S2=0			
	➔ frequency = 8MHz ÷ ( 2	2 × (1+1) × 1 ×	(0+1) ) =2MHz		
The sample	program for using the Timer2	to generate perio	odical waveform from PA3 is shown as below:		
Void	l FPPA0 (void)				
{					
	. ADJUST_IC SYSCL	K=IHRC/2, IHRC	C=16MHz, VDD=5V		
	tm2ct = 0x00;				
	tm2b = 0x7f;				
	tm2s = 0b0_00_00001;	//	8-bit PWM, pre-scalar = 1, scalar = 2		
	tm2c = 0b0001_10_0_0;	//	system clock, output=PA3, period mode		
	while(1)				
	{				
	nop;				

}

}



#### 5.6.2. Using the Timer2 to generate 8-bit PWM waveform

If 8-bit PWM mode is selected, it should set *tm2c*[1]=1 and *tm2s*[7]=0, the frequency and duty cycle of output waveform can be summarized as below:

Frequency of Output =  $Y \div [256 \times S1 \times (S2+1)]$ 

### Duty of Output = [ ( K+1 ) ÷ 256]×100%

Where, Y = tm2c[7:4] : frequency of selected clock source

K = tm2b[7:0] : bound register in decimal

- S1= tm2s[6:5] : pre-scalar (S1= 1, 4, 16, 64)
- S2 = tm2s[4:0] : scalar register in decimal (S2= 0 ~ 31)

#### Example 1:

- tm2c = 0b0001\_1010, Y=8MHz
- tm2b = 0b0111\_1111, K=127
- tm2s = 0b0\_00\_00000, S1=1, S2=0
- → frequency of output = 8MHz ÷ ( 256 × 1 × (0+1) ) = 31.25kHz
- → duty of output = [(127+1) ÷ 256] × 100% = 50%

#### Example 2:

- tm2c = 0b0001\_1010, Y=8MHz
  - tm2b = 0b0111\_1111, K=127
  - tm2s = 0b0\_11\_1111, S1=64, S2=31
  - → frequency of output = 8MHz ÷ ( 256 × 64 × (31+1) ) = 15.25Hz
  - → duty of output = [(127+1) ÷ 256] × 100% = 50%

#### Example 3:

- tm2c = 0b0001\_1010, Y=8MHz tm2b = 0b1111\_1111, K=255 tm2s = 0b0\_00\_00000, S1=1, S2=0 → PWM output keep high
- → duty of output = [(255+1) ÷ 256] × 100% = 100%

#### Example 4:

tm2c = 0b0001\_1010, Y=8MHz tm2b = 0b0000\_1001, K = 9 tm2s = 0b0\_00\_00000, S1=1, S2=0 → frequency of output = 8MHz ÷ ( 256 × 1 × (0+1) ) = 31.25kHz → duty of output = [(9+1) ÷ 256] × 100% = 3.9%



The sample program for using the Timer2 to generate PWM waveform from PA2 is shown as below:

```
void
       FPPA0 (void)
{
   .ADJUST_IC
                   SYSCLK=IHRC/2, IHRC=16MHz, VDD=5V
   wdreset;
   tm2ct = 0x00;
   tm2b = 0x7f;
   tm2s = 0b0_00_00001;
                                    //
                                          8-bit PWM, pre-scalar = 1, scalar = 2
   tm2c = 0b0001_10_1_0;
                                    //
                                          system clock, output=PA3, PWM mode
   while(1)
   {
        nop;
   }
}
```

#### 5.6.3. Using the Timer2 to generate 6-bit PWM waveform

If 6-bit PWM mode is selected, it should set *tm2c*[1]=1 and *tm2s*[7]=1, the frequency and duty cycle of output waveform can be summarized as below:

Frequency of Output =  $Y \div [64 \times S1 \times (S2+1)]$ 

#### Duty of Output = $[(K+1) \div 64] \times 100\%$

Where,	tm2c[7:4] = Y : frequency of selected clock source
	tm2b[7:0] = K : bound register in decimal
	tm2s[6:5] = S1 : pre-scalar (S1= 1, 4, 16, 64)
	tm2s[4:0] = S2: scalar register in decimal (S2= 0 ~ 31)

#### Example 1:

tm2c = 0b0001\_1010, Y=8MHz tm2b = 0b0001\_1111, K=31 tm2s = 0b1\_00\_00000, S1=1, S2=0 → frequency of output = 8MHz ÷ ( 64 × 1 × (0+1) ) = 125kHz → duty =  $[(31+1) \div 64] \times 100\% = 50\%$ 

#### Example 2:

tm2c = 0b0001\_1010, Y=8MHz tm2b = 0b0001\_1111, K=31 tm2s = 0b1\_11\_11111, S1=64, S2=31  $\rightarrow$  frequency of output = 8MHz ÷ ( 64 × 64 × (31+1) ) = 61.03 Hz  $\rightarrow$  duty of output = [(31+1) ÷ 64] × 100% = 50%



#### Example 3:

tm2c = 0b0001\_1010, Y=8MHz

tm2b = 0b0011\_1111, K=63

- tm2s = 0b1\_00\_00000, S1=1, S2=0
- → PWM output keep high
- → duty of output = [(63+1) ÷ 64] × 100% = 100%

#### Example 4:

tm2c = 0b0001\_1010, Y=8MHz

- tm2b = 0b0000\_0000, K=0
- tm2s = 0b1\_00\_00000, S1=1, S2=0
- → frequency = 8MHz ÷ ( 64 × 1 × (0+1) ) = 125kHz
- → duty =  $[(0+1) \div 64] \times 100\% = 1.5\%$

### 5.7. WatchDog Timer

The watchdog timer (WDT) is a counter with clock coming from ILRC and there are four different timeout periods of watchdog timer to be chosen by setting the *misc* register, it is:

- ◆ 256 ILRC clocks period if register misc[1:0]=11
- ◆ 2048 ILRC clocks period if register misc[1:0]=00 (default)
- ♦ 4096 ILRC clocks period if register misc[1:0]=01
- 16384 ILRC clocks period if register misc[1:0]=10

The frequency of ILRC may drift a lot due to the variation of manufacture, supply voltage and temperature; user should reserve guard band for save operation. WDT can be cleared by power-on-reset or by command *wdreset* at any time. When WDT is timeout, PMC131/PMS131/PMS130 will be reset to restart the program execution. The relative timing diagram of watchdog timer is shown as Fig. 7.

VDD	
WD	∏ <b>↓ t</b> sbp
Time Out	
Program Execution	
Watch Dog Time C	Out Sequence

Fig.7: Sequence of Watch Dog Time Out



### 5.8. Interrupt

There are eight interrupt lines for PMC131/PMS131/PMS130:

- External interrupt PA0/PB5
- External interrupt PB0/PA4
- ADC interrupt
- Timer16 interrupt
- Timer2 interrupt
- ♦ Timer3 interrupt

Every interrupt request line has its own corresponding interrupt control bit to enable or disable it; the hardware diagram of interrupt function is shown as Fig. 8. All the interrupt request flags are set by hardware and cleared by writing *intrq* register. When the request flags are set, it can be rising edge, falling edge or both, depending on the setting of register *integs*. All the interrupt request lines are also controlled by *engint* instruction (enable global interrupt) to enable interrupt operation and *disgint* instruction (disable global interrupt) to disable it.

The stack memory for interrupt is shared with data memory and its address is specified by stack register *sp*. Since the program counter is 16 bits width, the bit 0 of stack register *sp* should be kept 0. Moreover, user can use *pushaf / popaf* instructions to store or restore the values of *ACC* and *flag* register *to / from* stack memory. Since the stack memory is shared with data memory, the stack position and level are arranged by the compiler in Mini-C project. When defining the stack level in ASM project, users should arrange their locations carefully to prevent address conflicts.



Fig.8: Hardware diagram of interrupt controller



Once the interrupt occurs, its operation will be:

- The program counter will be stored automatically to the stack memory specified by register **sp.**
- New *sp* will be updated to *sp+2*.
- Global interrupt will be disabled automatically.
- The next instruction will be fetched from address 0x010.

During the interrupt service routine, the interrupt source can be determined by reading the *intrq* register.

Note: Even if INTEN=0, INTRQ will be still triggered by the interrupt source.

After finishing the interrupt service routine and issuing the *reti* instruction to return back, its operation will be:

- The program counter will be restored automatically from the stack memory specified by register sp.
- New sp will be updated to **sp-2**.
- Global interrupt will be enabled automatically.
- The next instruction will be the original one before interrupt.

User must reserve enough stack memory for interrupt, two bytes stack memory for one level interrupt and four bytes for two levels interrupt. And so on, two bytes stack memory is for *pushaf*. For interrupt operation, the following sample program shows how to handle the interrupt, noticing that it needs four bytes stack memory to handle one level interrupt and *pushaf*.

```
void FPPA0 (void)
{
    ...
    $ INTEN PA0; // INTEN =1; interrupt request when PA0 level changed
    INTRQ = 0; // clear INTRQ
    ENGINT // global interrupt enable
    ...
    DISGINT // global interrupt disable
    ...
}
```



void	l Interrupt	(void)	// interrupt service routine
ł	PUSHAF		// store ALU and FLAG register
	// If INTEN.PA	0 will be open	ed and closed dynamically,
	// user can ju	dge whether IN	ITEN.PA0 =1 or not.
	// Example:	If (INTEN.PA0	&& INTRQ.PA0) {}
	// If INTEN.PA	\0 is always en	able,
	// user can or	mit the INTEN.F	PA0 judgement to speed up interrupt service routine.
	If (INTRQ.PAC	))	
	{		// Here for PA0 interrupt service routine
	INTRQ.PA	A <i>0 = 0;</i>	// Delete corresponding bit (take PA0 for example)
	 }		
	// <b>X</b> : INTRQ =	: 0; // <mark> t</mark>	is not recommended to use INTRQ = 0 to clear all at the end of the
		// iı	nterrupt service routine.
		// It	may accidentally clear out the interrupts that have just occurred
		// ar	nd are not yet processed.
	POPAF	// re	estore ALU and FLAG register
;			

}



### 5.9. Power-Save and Power-Down

There are three operational modes defined by hardware: ON mode, Power-Save mode and Power-Down modes. ON mode is the state of normal operation with all functions ON, Power-save mode ("*stopexe*") is the state to reduce operating current and CPU keeps ready to continue, Power-Down mode ("*stopsys*") is used to save power deeply. Therefore, Power-save mode is used in the system which needs low operating power with wake-up occasionally and Power-Down mode is used in the system which needs power down deeply with seldom wake-up. Fig. 9 shows the differences in oscillator modules between Power-Save mode ("*stopexe*") and Power-Down mode ("*stopsys*").

Differences in oscillator modules between STOPSYS and STOPEXE					
	IHRC	ILRC	EOSC		
STOPSYS	Stop	Stop	Stop		
STOPEXE	No Change	No Change	No Change		

#### 5.9.1. Power-Save mode ("stopexe")

Using "*stopexe*" instruction to enter the Power-Save mode, only system clock is disabled, remaining all the oscillator modules active. For CPU, it stops executing; however, for Timer16, counter keep counting if its clock source is not the system clock. The wake-up sources for "*stopexe*" can be IO-toggle or Timer16 counts to set values when the clock source of Timer16 is IHRC or ILRC modules. Wake-up from input pins can be considered as a continuation of normal execution, the detail information for Power-Save mode shown below:

- IHRC and EOSC oscillator modules: No change, keep active if it was enabled
- ILRC oscillator modules: must remain enabled, need to start with ILRC when be wakening up
- System clock: Disable, therefore, CPU stops execution
- OTP memory is turned off
- Timer counter: Stop counting if its clock source is system clock or the corresponding oscillator module is disabled; otherwise, it keeps counting. (The Timer contains TM16, TM2, TM3.)
- Wake-up sources:
  - a. IO toggle wake-up: IO toggling in digital input mode (*PAC* bit is 1 and *PADIER* bit is 1)
  - b. Timer wake-up: If the clock source of Timer is not the SYSCLK, the system will be awakened when the Timer counter reaches the set value.

The watchdog timer must be disabled before issuing the "*stopexe*" command, the example is shown as below:

CLKMD.En_WatchDog	=	0;	// disable watchdog timer
stopexe;			
nop;			
			// power saving
Wdreset;			
CLKMD.En_WatchDog	=	1;	// enable watchdog timer

Another example shows how to use Timer16 to wake-up from "stopexe":

\$ T16M	IHRC, /1, BIT8	// Timer16 setting
 WORD STT16 stopexe;	count = 0; count;	



#### nop;

The initial counting value of Timer16 is zero and the system will be woken up after the Timer16 counts 256 IHRC clocks.

#### 5.9.2. Power-Down mode ("stopsys")

Power-Down mode is the state of deeply power-saving with turning off all the oscillator modules. By using the "*stopsys*" instruction, this chip will be put on Power-Down mode directly. The internal low frequency RC oscillator must be enabled before entering the Power-Down mode, means that bit 2 of register *clkmd* (0x03) must be set to high before issuing "*stopsys*" command in order to resume the system when wakeup. The following shows the internal status of PMC131/PMS131/PMS130 detail when "*stopsys*" command is issued:

- All the oscillator modules are turned off
- Enable internal low RC oscillator (set bit 2 of register *clkmd*)
- OTP memory is turned off
- The contents of SRAM and registers remain unchanged
- Wake-up sources: IO toggle in digital mode (PxDIER bit is 1)

Wake-up from input pins can be considered as a continuation of normal execution. To minimize power consumption, all the I/O pins should be carefully manipulated before entering power-down mode. The reference sample program for power down is shown as below:

CLKMD	=	0xF4;	//	Change clock from IHRC to ILRC, disable watchdog timer
CLKMD.4	=	0;	//	disable IHRC
 while (1) {				
	STO	PSYS;	//	enter power-down
	if (.	) break;	//	if wakeup happen and check OK, then return to high speed,
			//	else stay in power-down mode again.
}				
CLKMD	=	0x34;	//	Change clock from ILRC to IHRC/2



#### 5.9.3. Wake-up

After entering the Power-Down or Power-Save modes, the PMC131/PMS131/PMS130 can be resumed to normal operation by toggling IO pins. Wake-up from timer are available for Power-Save mode ONLY. Fig. 10 shows the differences in wake-up sources between STOPSYS and STOPEXE.

Differences in wake-up sources between STOPSYS and STOPEXE				
	IO Toggle	Timer wake-up		
STOPSYS	Yes	No		
STOPEXE	Yes	Yes		

Fig.10: Differences in wake-up sources between Power-Save mode and Power-Down mode

When using the IO pins to wake-up the PMC131/PMS131/PMS130, registers padier and pbdier should be properly set to enable the wake-up function for every corresponding pin. The wake-up time for normal wake-up is about 1024 ILRC clocks counting from wake-up event; fast wake-up can be selected to reduce the wake-up time by misc register. For fast wake-up mechanism, the wake-up time is 128 system clocks from IO toggling if STOPEXE was issued, and 128 system clocks plus oscillator (IHRC or ILRC) stable time from IO toggling if STOPSYS was issued. The oscillator stable time is the time for IHRC or ILRC oscillator from power-on, depending on which oscillator is used as system clock source. Please notice that the fast wake-up will turn off automatically when EOSC is selected as the system clock.

Suspend mode	Wake-up	System clock	Wake-up time (t <sub>wup</sub> )
ouspend mode	mode	source	from IO toggle
STOPEXE	fast	IHRC or ILRC	128 * T <sub>SYS,</sub>
suspend	wake-up		Where T <sub>SYS</sub> is the time period of system clock
STOPSYS	fast	IHRC	128 T <sub>SYS +</sub> T <sub>SIHRC</sub> ;
suspend	wake-up	INKU	Where T <sub>SIHRC</sub> is the stable time of IHRC from power-on.
STOPSYS	fast	ILRC	128 T <sub>SYS +</sub> T <sub>SILRC</sub> ;
suspend	wake-up	ILKC	Where T <sub>SILRC</sub> is the stable time of ILRC from power-on.
STOPSYS or	fast		1024 * T <sub>⊫RC</sub> ,
STOPEXE		EOSC	
suspend	wake-up		Where T <sub>ILRC</sub> is the clock period of ILRC
STOPEXE	normal		1024 * T <sub>ILRC</sub> ,
suspend	wake-up	Any one	Where T <sub>ILRC</sub> is the clock period of ILRC
STOPSYS	normal	Any one	1024 * T <sub>ILRC</sub> ,
suspend	wake-up	Any one	Where TILRC is the clock period of ILRC

\*\* Please notice that the clock source of watch-dog will be switched to system clock (for example: 4MHz) when fast wakeup is enabled. Therefore, for fast wake-up, recommending turning off the watchdog timer before enabling the fast wakeup. When wake-up, turning on the watchdog timer after disabling the fast wakeup.



### 5.10. IO Pins

Other than PA5, all the pins can be independently set into two states output or input by configuring the data registers (*pa*, *pb*), control registers (*pac*, *pbc*) and pull-high registers (*paph*, *pbph*). All these pins have Schmitt-trigger input buffer and output driver with CMOS level. When it is set to output low, the pull-up resistor is turned off automatically. If user wants to read the pin state, please notice that it should be set to input mode before reading the data port; if user reads the data port when it is set to output mode, the reading data comes from data register, NOT from IO pad. As an example, Table 5 shows the configuration table of bit 0 of port A. The hardware diagram of IO buffer is also shown as Fig. 11.

pa.0	pac.0	paph.0	Description	
Х	0	0	Input without pull-up resistor	
Х	0	1	Input with pull-up resistor	
0	1	Х	Output low without pull-up resistor	
1	1	0	Output high without pull-up resistor	
1	1	1	Output high with pull-up resistor	

Table 5: PA0 Configuration Table



Fig.11: Hardware diagram of IO buffer

Other than PA5, all the IO pins have the same structure; PA5 can be open-drain ONLY when setting to output mode (without Q1). The corresponding bits in registers *padier* / *pbdier* should be set to low to prevent leakage current for those pins are selected to be analog function. When PMC131/PMS131/PMS130 is put in power-down or power-save mode, every pin can be used to wake-up system by toggling its state. Therefore, those pins needed to wake-up system must be set to input mode and set the corresponding bits of registers *padier* and *pbdier* to high. The same reason, *padier*.0 should be set high when PA0 is used as external interrupt pin, *pbdier*.0 for PB0, padier.4 for PA4 and pbdier.5 for PB5.



#### 5.11. **Reset and LVR**

#### 5.11.1. Reset

There are many causes to reset the PMC131/PMS131/PMS130, once reset is asserted, most of all the registers in PMC131/PMS131/PMS130 will be set to default values. System should be restarted once abnormal cases happen, or by jumping program counter to address 0X0. The data memory is in uncertain state when reset comes from power-up and LVR; however, the content will be kept when reset comes from PRSTB pin or WDT timeout.

#### 5.11.2. LVR reset

By code option, there are 8 different levels of LVR for reset: 4.1V, 3.6V, 3.1V, 2.8V, 2.5V, 2.2V, 2.0V and 1.8V; usually, user selects LVR reset level to be in conjunction with operating frequency and supply voltage.

#### 5.12. Analog-to-Digital Conversion (ADC) module



Fig.12: ADC Block Diagram



- ◆ ADC Control Register (*adcc*)
- ♦ ADC Regulator Control Register (*adcrgc*)
- ◆ ADC Mode Register (*adcm*)
- ADC Result High/Low Register (adcrh, adcrl)
- Port A/B Digital Input Enable Register (*padier, pbdier*)

The following steps are recommended to do the AD conversion procedure:

- (1) Configure the ADC module:
  - Configure the voltage reference high by *adcrgc* register
  - Select the ADC input channel by *adcc* register
  - Select the bit resolution of ADC by *adcm* register
  - Configure the AD conversion clock by *adcm* register
  - Configure the pin as analog input by *padier*, *pbdier* register
  - Enable the ADC module by *adcc* register
- (2) Configure interrupt for ADC: (if desired)
  - Clear the ADC interrupt request flag in bit 3 of *intrq* register
  - Enable the ADC interrupt request in bit 3 of *inten* register
  - Enable global interrupt by issuing *engint* command
- (3) Start AD conversion:
  - Set ADC process control bit in the *adcc* register to start the conversion (set1 *adcc*.6).
- (4) Wait for the completion flag of AD conversion, by either:
  - Waiting for the completion flag by check *addc*.6; or
  - Waiting for the ADC interrupt.
- (5) Read the ADC result registers:
  - Read *adcrh* and *adcrl* the result registers
- (6) For next conversion, goto step 1 or step 2 as required.

#### 5.12.1. The input requirement for AD conversion

For the AD conversion to meet its specified accuracy, the charge holding capacitor ( $C_{HOLD}$ ) must be allowed to fully charge to the voltage reference high level and discharge to the voltage reference low level. The analog input model is shown as Fig. 13, the signal driving source impedance (Rs) and the internal sampling switch impedance (Rss) will affect the required time to charge the capacitor  $C_{HOLD}$  directly. The internal sampling switch impedance may vary with ADC supply voltage; the signal driving source impedance will affect accuracy of analog input signal. User must ensure the measured signal is stable before sampling; therefore, the maximum signal driving source impedance for analog driving source is about 10K $\Omega$  under 500kHz input frequency and 10-bit resolution requirements, and 10M $\Omega$  under 500Hz input frequency and 10-bit resolution.





Fig.13: Analog Input Model

Before starting the AD conversion, the minimum signal acquisition time should be met for the selected analog input signal, the selection of ADCLK must be met the minimum signal acquisition time.

#### 5.12.2. Select the ADC bit resolution

The ADC bit resolution is also selectable from 8-bit to 12-bit, depending on the requirement of customers' application. Higher resolution can detect small signal variation; however, it will take more time to convert the analog signal to digital signal. The selection can be done via *adcm* register. The ADC bit resolution should be configured before starting the AD conversion.

#### 5.12.3. Select the reference high voltage

The ADC reference high voltage can be selected via bit[7:5] of register *adcrgc* and its option can be VDD, 4V, 3V, 2V, 1.20V band-gap reference voltage or PB1 from external pin.

#### 5.12.4. ADC clock selection

The clock of ADC module (ADCLK) can be selected by **adcm** register; there are 8 possible options for ADCLK from CLK÷1 to CLK÷128 (CLK is the system clock). Due to the signal acquisition time  $T_{ACQ}$  is one clock period of ADCLK, the ADCLK must meet that requirement. The recommended ADC clock is to operate at 2us.



#### 5.12.5. AD conversion

The process of AD conversion starts from setting START/DONE bit (bit 6 of **adcc**) to high, the START/DONE flag for read will be cleared automatically, then converting analog signal bit by bit and finally setting START/DONE high to indicate the completion of AD conversion. If ADCLK is selected,  $T_{ADCLK}$  is the period of ADCLK and the AD conversion time can be calculated as follows:

- ◆ 8-bit resolution: AD conversion time = 13 T<sub>ADCLK</sub>
- 9-bit resolution: AD conversion time =  $14 T_{ADCLK}$
- 10-bit resolution: AD conversion time = 15 T<sub>ADCLK</sub>
- 11-bit resolution: AD conversion time = 16 T<sub>ADCLK</sub>
- 12-bit resolution: AD conversion time = 17 T<sub>ADCLK</sub>

#### 5.12.6. Configure the analog pins

There are 12 analog signals can be selected for AD conversion, 11 analog input signals come from external pins and one is internal signal 1.2V band-gap reference voltage or 0.24\*VDD. For external pins, the analog signals are shared with Port A[0], Port A[3], Port A[4], and Port B[7:0]. To avoid leakage current at the digital circuit, those pins defined for analog input should disable the digital input function (set the corresponding bit of *padier or pbdier* register to be 0).

The measurement signals of ADC belong to small signal; it should avoid the measured signal to be interfered during the measurement period, the selected pin should (1) be set to input mode (2) turn off weak pull-high resistor (3) set the corresponding pin to analog input by port A/B digital input disable register (*padier / pbdier*).

#### 5.12.7. Using the ADC

The following example shows how to use ADC with PB0~PB3.

First, defining the selected pins:

PBC	=	0B_XXXX_0000;	//	PB0 ~ PB3 as Input
PBPH	=	0B_XXXX_0000;	//	PB0 ~ PB3 without pull-high
\$ PBDIE	R	0B_XXXX_0000;	//	PB0 ~ PB3 digital input is disabled

Next, setting ADCC register, example as below:

\$ ADCC	Enable, PB3;	//	set PB3 as ADC input
\$ ADCC	Enable, PB2;	//	set PB2 as ADC input
\$ ADCC	Enable, PB0;	//	set PB0 as ADC input

Next, setting **ADCM** and **ADCRGC** register, example as below:

\$ ADCM 12BIT, /16;	// recommend /16 @System Clock=8MHz
\$ ADCM 12BIT, /8;	// recommend /8 @System Clock=4MHz



Then, start the ADC conversion:

	AD_START= do {	1;	//	start ADC conversion
	Nop; }while(!AD_DON	E);	//	wait ADC conversion result
Finally, it	can read ADC resu	It when AD_DONE is high:		
	WORD Data =	Data; (ADCRH << 8)   ADCRL;	//	two bytes result: ADCRH and ADCRL
The ADC	can be disabled by	using the following method	l:	
or	\$ ADCC Disal	ble;		
	ADCC	= 0;		

#### 5.13. Multiplier

There is an 8x8 multiplier on-chip to enhance hardware capability in arithmetic function, its multiplication is an 8x8 unsigned operation and can be finished in one clock cycle. Before issuing the *mul* command, both multiplicand and multiplicator must be put on ACC and register *mulop* (0x08); After *mul* command, the high byte result will be put on register *mulrh* (0x09) and low byte result on ACC. The hardware diagram of this multiplier is shown as Fig.14.



Fig. 14: Block diagram of hardware multiplier



## 6. IO Registers

## 6.1. ACC Status Flag Register (*flag*), IO address = 0x00

Bit	Reset	R/W	Description
7 – 4	-	-	Reserved. Please do not use.
3	0	R/W	OV (Overflow Flag). This bit is set to be 1 whenever the sign operation is overflow.
2	0	R/W	AC (Auxiliary Carry Flag). There are two conditions to set this bit, the first one is carry out of low nibble in addition operation and the other one is borrow from the high nibble into low nibble in subtraction operation.
1	0	R/W	C (Carry Flag). There are two conditions to set this bit, the first one is carry out in addition operation, and the other one is borrow in subtraction operation. Carry is also affected by shift with carry instruction.
0	0	R/W	Z (Zero Flag). This bit will be set when the result of arithmetic or logic operation is zero; Otherwise, it is cleared.

### 6.2. Stack Pointer Register (*sp*), IO address = 0x02

Bit	Reset	R/W	Description
7 – 0	_	R/W	Stack Pointer Register. Read out the current stack pointer, or write to change the stack
7 - 0		1	pointer.

### 6.3. Clock Mode Register (clkmd), IO address = 0x03

Bit	Reset	R/W	Description		
			System clock (CLK) selection:		
			Type 0, clkmd[3]=0	Type 1, clkmd[3]=1	
			000: IHRC÷4	000: IHRC÷16	
			001: IHRC÷2	001: IHRC÷8	
7 – 5	111	R/W	010: reserved	010: reserved	
			011: EOSC÷4	011: IHRC÷32	
			100: EOSC÷2	100: IHRC÷64	
			101: EOSC	101: EOSC÷8	
			110: ILRC÷4	11x: reserved	
			111: ILRC (default)		
4	1	R/W	Internal High RC Enable. 0 / 1: disable / enable		
3	0	RW	Clock Type Select. This bit is used to select	the clock type in bit [7:5].	
3	0	RVV	0 / 1: Type 0 / Type 1.		
2	1	R/W	Internal Low RC Enable. 0 / 1: disable / enal	ble	
2	1		If ILRC is disabled, watchdog timer is also d	isabled.	
1	1	R/W	Watch Dog Enable. 0 / 1: disable / enable		
0	0	R/W	Pin PA5/PRSTB function. 0 / 1: PA5 / PRST	В.	



### 6.4. Interrupt Enable Register (inten), IO address = 0x04

Bit	Reset	R/W	Description
7	0	R/W	Enable interrupt from Timer3. 0 / 1: disable / enable.
6	0	R/W	Enable interrupt from Timer2. 0 / 1: disable / enable.
5:4	-	-	Reserved.
3	0	R/W	Enable interrupt from ADC. 0 / 1: disable / enable.
2	0	R/W	Enable interrupt from Timer16 overflow. 0 / 1: disable / enable.
1	0	R/W	Enable interrupt from PB0/PA4. 0 / 1: disable / enable.
0	0	R/W	Enable interrupt from PA0/PB5. 0 / 1: disable / enable.

### 6.5. Interrupt Request Register (*intrq*), IO address = 0x05

Bit	Reset	R/W	Description
7		R/W	Interrupt Request from Timer3, this bit is set by hardware and cleared by software.
	-	R/ VV	0 / 1: No request / Request
6		R/W	Interrupt Request from Timer2, this bit is set by hardware and cleared by software.
0	-		0 / 1: No request / Request
5:4	-	-	Reserved.
2			Interrupt Request from ADC, this bit is set by hardware and cleared by software.
3	-	R/W	0 / 1: No request / Request
2		R/W	Interrupt Request from Timer16, this bit is set by hardware and cleared by software.
2	-	R/W	0 / 1: No request / Request
			Interrupt Request from pin PB0/PA4, this bit is set by hardware and cleared by software.
1	-	R/W	0 / 1: No request / Request
			Interrupt Request from pin PA0/PB5, this bit is set by hardware and cleared by software.
0	-	R/W	0 / 1: No Request / request

#### 6.6. Multiplier Operand Register (*mulop*), IO address = 0x08

Bit	Reset	R/W	Description
7 – 0	-	R/W	Operand for hardware multiplication operation.

### 6.7. Multiplier Result High Byte Register (*mulrh*), IO address = 0x09

Bit	Reset	R/W	Description
7 – 0	-	RO	High byte result of multiplication operation (read only).



### 6.8. Timer16 mode Register (*t16m*), IO address = 0x06

Bit	Reset	R/W	Description
7 – 5	000	R/W	Timer16 Clock source selection. 000: disable 001: CLK (system clock) 010: reserved 011: PA4 falling edge (from external pin) 100: IHRC 101: EOSC
			110: ILRC 111: PA0 falling edge (from external pin)
4 – 3	00	R/W	Timer16 clock pre-divider. 00: ÷1 01: ÷4 10: ÷16 11: ÷64
2–0	000	R/W	Interrupt source selection. Interrupt event happens when the selected bit status is changed. 0 : bit 8 of Timer16 1 : bit 9 of Timer16 2 : bit 10 of Timer16 3 : bit 11 of Timer16 4 : bit 12 of Timer16 5 : bit 13 of Timer16 6 : bit 14 of Timer16 7 : bit 15 of Timer16

### 6.9. External Oscillator setting Register (*eoscr*), IO address = 0x0a

Bit	Reset	R/W	Description
7	0	WO	Enable external crystal oscillator. 0 / 1 : Disable / Enable
			External crystal oscillator selection.
			00 : reserved
6 – 5	00	WO	01 : Low driving capability, for lower frequency, ex: 32kHz crystal oscillator
			10 : Middle driving capability, for middle frequency, ex: 1MHz crystal oscillator
			11 : High driving capability, for higher frequency, ex: 4MHz crystal oscillator
4 – 1	-	-	Reserved. Please keep 0 for future compatibility.
0	0	WO	Power-down the Band-gap and LVR hardware modules. 0 / 1: normal / power-down.



## 6.10.Interrupt Edge Select Register (*integs*), IO address = 0x0c

Bit	Reset	R/W	Description
7 – 5	-	-	Reserved.
			Timer16 edge selection.
4	0	WO	0 : rising edge of the selected bit to trigger interrupt
			1 : falling edge of the selected bit to trigger interrupt
			PB0/PA4 edge selection.
			00 : both rising edge and falling edge of the selected bit to trigger interrupt
3 – 2	00	WO	01 : rising edge of the selected bit to trigger interrupt
			10 : falling edge of the selected bit to trigger interrupt
			11 : reserved.
			PA0/PB5 edge selection.
			00 : both rising edge and falling edge of the selected bit to trigger interrupt
1 – 0	00	WO	01 : rising edge of the selected bit to trigger interrupt
			10 : falling edge of the selected bit to trigger interrupt
			11 reserved.

## 6.11. Port A Digital Input Enable Register (*padier*), IO address = 0x0d

Bit	Reset	R/W	Description
_			Enable PA7 digital input and wake-up event. 1 / 0 : enable / disable.
7	1	WO	This bit should be set to low to prevent leakage current when external crystal oscillator is
			used. If this bit is set to low, PA7 can NOT be used to wake-up the system.
			Enable PA6 digital input and wake-up event. 1 / 0 : enable / disable.
6	1	WO	This bit should be set to low to prevent leakage current when external crystal oscillator is
			used. If this bit is set to low, PA6 can NOT be used to wake-up the system.
5	1	WO	Enable PA5 digital input and wake-up event. 1 / 0 : enable / disable.
5	I	000	This bit can be set to low to disable wake-up from PA5 toggling.
	1	WO	Enable PA4 digital input and wake-up event and interrupt request.
4			1 / 0 : enable / disable.
4			This bit can be set to low to prevent leakage current when PA4 is assigned as AD input,
			and to disable wake-up from PA4 toggling and interrupt request from this pin.
			Enable PA3 digital input and wake-up event. 1 / 0 : enable / disable.
3	1	WO	This bit should be set to low when PA3 is assigned as AD input to prevent leakage
			current. If this bit is set to low, PA3 can NOT be used to wake-up the system.
2 – 0	1	WO	Reserved.
			Enable PA0 digital input and wake-up event and interrupt request.
	4	MO	1 / 0 : enable / disable.
0	1	WO	This bit can be set to low to prevent leakage current when PA0 is assigned as AD input,
			and to disable wake-up from PA0 toggling and interrupt request from this pin.



### 6.12. Port B Digital Input Enable Register (*pbdier*), IO address = 0x0e

Bit	Reset	R/W	Description
			Enable PB7~PB6 digital input to prevent leakage when the pin is assigned for AD input.
7 – 6	11	WO	When disable is selected, the wakeup function from these pin are also disabled.
			0 / 1 : disable / enable
			Enable PB5 digital input and wake-up event and interrupt request.
5	1	WO	1 / 0 : enable / disable.
5			This bit can be set to low to prevent leakage current when PB5 is assigned as AD input,
			and to disable wake-up from PB5 toggling and interrupt request from this pin.
		wo	Enable PB4~PB1 digital input to prevent leakage when the pin is assigned for AD input.
4 - 1	1111		When disable is selected, the wakeup function from these pin are also disabled.
			0 / 1 : disable / enable
			Enable PB0 digital input and wake-up event and interrupt request.
0	1		1 / 0 : enable / disable.
0		WO	This bit can be set to low to prevent leakage current when PB0 is assigned as AD input,
			and to disable wake-up from PB0 toggling and interrupt request from this pin.

### 6.13. Port A Data Register (*pa*), IO address = 0x10

Bit	Reset	R/W	Description
7 – (	0x00	R/W	Data register for Port A.

### 6.14. Port A Control Register (*pac*), IO address = 0x11

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Port A control registers. This register is used to define input mode or output mode for each corresponding pin of port A. 0 / 1: input / output <u>Please note that PA5 can be INPUT or OUTPUT LOW ONLY, the output state will be tri-state when PA5 is programmed into output mode with data 1.</u>

### 6.15. Port A Pull-High Register (*paph*), IO address = 0x12

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Port A pull-high register. This register is used to enable the internal pull-high device on each corresponding pin of port A and this pull high function is active only for input mode. 0 / 1 : disable / enable Please note that PA5 does NOT have pull-up resistor.

#### 6.16. Port B Data Register (*pb*), IO address = 0x14

Bit	Reset	R/W	Description
7 – 0	0x00	R/W	Data register for Port B.

### 6.17. Port B Control Register (*pbc*), IO address = 0x15

Bit	Reset	R/W	Description		
7 – 0	0x00	R/W	Port B control register. This register is used to define input mode or output mode for		
7 - 0		000	000	0x00	17/27



### 6.18. Port B Pull-High Register (*pbph*), IO address = 0x16

Bit	Reset	R/W	Description
7 – 0	000		Port B pull-high register. This register is used to enable the internal pull-high device on
7 – 0	0x00	R/W	each corresponding pin of port B. 0 / 1 : disable / enable

### 6.19. ADC Control Register (*adcc*), IO address = 0x20

Bit	Reset	R/W	Description
7	0	R/W	Enable ADC function. 0/1: Disable/Enable.
			ADC process control bit.
6	0	R/W	Write "1" to start AD conversion, and the flag is cleared automatically when starting the AD
0	0	17/10	conversion ;
			Read "1" to indicate the completion of AD conversion and "0" is in progressing.
			Channel selector. These four bits are used to select input signal for AD conversion.
			0000: PB0/AD0,
		R/W	0001: PB1/AD1,
			0010: PB2/AD2,
			0011: PB3/AD3,
			0100: PB4/AD4,
5 – 2	0000		0101: PB5/AD5,
	0000		0110: PB6/AD6,
			0111: PB7/AD7,
			1000: PA3/AD8,
			1001: PA4/AD9,
			1010: PA0/AD10,
			1111: (Channel F) Band-gap 1.20 volt reference voltage or 0.24*VDD
			Others: reserved
0 – 1	-	-	Reserved. (keep 0 for future compatibility)

### 6.20. ADC Regulator Control Register (adcrgc), IO address = 0x1c

Bit	Reset	R/W	Description
7 – 5	000	wo	These three bits are used to select input signal for ADC reference high voltage. 000: V <sub>DD</sub> , 001: 2V, 010: 3V, 011: 4V, 100: PB1, 101: Band-gap 1.20 volt reference voltage Others: reserved.
4	0	WO	ADC channel F selector: 0: Band-gap 1.20 volt reference voltage 1: 0.24*VDD. The deviation is within ±0.01*V <sub>DD</sub> mostly.
3 - 0	-	-	Reserved. Please keep 0.



### 6.21. ADC Mode Register (*adcm*), IO address = 0x21

Bit	Reset	R/W	Description
7 – 5	000	WO	Bit Resolution. 000:8-bit, AD 8-bit result [7:0] = <i>adcrh</i> [7:0]. 001:9-bit, AD 9-bit result [8:0] = { <i>adcrh</i> [7:0], <i>adcrl</i> [7] }. 010:10-bit, AD 10-bit result [9:0] = { <i>adcrh</i> [7:0], <i>adcrl</i> [7:6] }. 011:11-bit, AD 11-bit result [10:0] = { <i>adcrh</i> [7:0], <i>adcrl</i> [7:5] }. 100:12-bit, AD 12-bit result [11:0] = { <i>adcrh</i> [7:0], <i>adcrl</i> [7:4] }. others: reserved.
4	-	-	Reserved (keep 0 for future compatibility)
3 - 1	000	wo	ADC clock source selection. $000: CLK (system clock) \div 1,$ $001: CLK (system clock) \div 2,$ $010: CLK (system clock) \div 4,$ $011: CLK (system clock) \div 8,$ $100: CLK (system clock) \div 16,$ $101: CLK (system clock) \div 32,$ $110: CLK (system clock) \div 64,$ $111: CLK (system clock) \div 128,$
0	-	-	Reserved.

### 6.22. ADC Result High Register (*adcrh*), IO address = 0x22

Bit	Reset	R/W	Description
7 0		RO	These eight read-only bits will be the bit [11:4] of AD conversion result. The bit 7 of this
7 – 0	-		register is the MSB of ADC result for any resolution.

### 6.23. ADC Result Low Register (adcrl), IO address = 0x23

Bit	Reset	R/W	Description
7 – 4	-	RO	These four bits will be the bit [3:0] of AD conversion result.
3 – 0	-	-	Reserved.



### 6.24. Miscellaneous Register (*misc*), IO address = 0x1b

Bit	Reset	R/W	Description
7	-	-	Reserved. (keep 0 for future compatibility)
6	0	WO	Enable extremely low current for 32kHz crystal oscillator AFTER oscillation. 0: Normal. 1: Low driving current for 32kHz crystal oscillator.
5	0	WO	<ul> <li>Enable fast Wake-up. Fast wake-up is NOT supported when EOSC is enabled.</li> <li>0: Normal wake-up. The wake-up time is 1024 ILRC clocks</li> <li>1: Fast wake-up. The wake-up time is 128 CLKs (system clock) + oscillator stable time. If wake-up from STOPEXE suspend, there is no oscillator stable time; If wake-up from STOPEXE suspend, it will be IHRC or ILRC stable time from power-on.</li> <li>Please notice that the watchdog clock source will be switched to system clock (for example: 4MHz) when fast wakeup is enabled, therefore, it is recommended to turn off the watchdog timer before enabling the fast wakeup and turn on the watchdog timer after disabling the fast wakeup.</li> </ul>
4	-	-	Reserved. (keep 0 for future compatibility)
3	0	wo	Recover time from LVR reset. 0: Normal. The system will take about 1024 ILRC clocks to boot up from LVR reset. 1: Fast. The system will take about 64 ILRC clocks to boot up from LVR reset.
2	0	WO	Disable LVR function. 0 / 1 : Enable / Disable
1 – 0	00	WO	Watch dog time out period. 00: 2048 ILRC clock period 01: 4096 ILRC clock period 10: 16384 ILRC clock period 11: 256 ILRC clock period



#### Bit Reset R/W Description Timer2 clock selection. 0000 : disable 0001 : CLK (system clock) 0010 : IHRC 0011 : reserved 0100 : ILRC 0101 - 011x : reserved 0000 R/W 7 - 41000 : PA0 (rising edge) 1001 : ~PA0 (falling edge) 1010 : PB0 (rising edge) 1011 : ~PB0 (falling edge) 1100 : PA4 (rising edge) 1101 : ~PA4 (falling edge) Notice: In ICE mode and IHRC is selected for Timer2 clock, the clock sent to Timer2 does NOT be stopped, Timer2 will keep counting when ICE is in halt state. Timer2 output selection. 00 : disable 3 – 2 00 R/W 01 : PB2 10 : PA3 11 : PB4 Timer2 mode selection. 1 0 R/W 0 / 1 : period mode / PWM mode Enable to inverse the polarity of Timer2 output. R/W 0 0 0 / 1: disable / enable.

#### 6.25. Timer2 Control Register (tm2c), IO address = 0x3c

#### 6.26. Timer2 Counter Register (*tm2ct*), IO address = 0x3d

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Bit [7:0] of Timer2 counter register.

#### 6.27. Timer2 Scalar Register (tm2s), IO address = 0x37

Bit	Reset	R/W	Description
			PWM resolution selection.
7	0	WO	0 : 8-bit
			1 : 6-bit
			Timer2 clock pre-scalar.
			00 : ÷ 1
6-5	00	WO	01 : ÷ 4
			10 : ÷ 16
			11 : ÷ 64
4 – 0	00000	WO	Timer2 clock scalar.



### 6.28. Timer2 Bound Register (*tm2b*), IO address = 0x09

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Timer2 bound register.

## 6.29. Timer3 Control Register (*tm3c*), IO address = 0x2e

Bit	Reset	R/W	Description
7 – 4	0000	R/W	Timer3 clock selection. 0000 : disable 0001 : CLK (system clock) 0010 : IHRC 0011 : reserved 0100 : ILRC 0101 : reserved 0101 : reserved 1000 : PA0 (rising edge) 1001 : ~PA0 (falling edge) 1010 : PB0 (rising edge) 1011 : ~PB0 (falling edge) 1100 : PA4 (rising edge) 1101 : ~PA4 (falling edge) 1101 : ~PA4 (falling edge) 1101 : ~PA4 (falling edge)
3 – 2	00	R/W	Timer3 output selection. 00 : disable 01 : PB5 10 : PB6 11 : PB7
1	0	R/W	Timer3 mode selection. 0 / 1 : period mode / PWM mode
0	0	R/W	Enable to inverse the polarity of Timer3 output. 0 / 1: disable / enable.

### 6.30. Timer3 Counter Register (*tm3ct*), IO address = 0x2f

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Bit [7:0] of Timer3 counter register.



### 6.31. Timer3 Scalar Register (*tm3s*), IO address = 0x39

Bit	Reset	R/W	Description
			PWM resolution selection.
7	0	WO	0 : 8-bit
			1 : 6-bit
			Timer3 clock pre-scalar.
			00 : ÷ 1
6 – 5	00	WO	01 : ÷ 4
			10 : ÷ 16
			11 : ÷ 64
4 – 0	00000	WO	Timer3 clock scalar.

#### 6.32. Timer3 Bound Register (*tm3b*), IO address = 0x23

Bit	Reset	R/W	Description
7 – 0	0x00	WO	Timer3 bound register.

### 6.33. RESET Status Register (*rstst*), IO address = 0x25

Bit	Reset	R/W	Description
7 – 4	-	-	Reserved.
3		R/W	The reset flag for the external reset pin (PA5). This bit is 1 when PA5 reset occurs.
3	-	r/vv	Write 0 to clear this flag.
			VDD below 4V flag. This bit is 1 when the VDD voltage is lower than 4V.
2			Write 0 to clear this flag.
2	-	R/W	Please note that this bit will be 1 automatically when VDD is powered slowly. If necessary,
			it is recommended to clear this flag during the program initialization.
		R/W	VDD below 3V flag. This bit is 1 when the VDD voltage is lower than 3V.
1			Write 0 to clear this flag.
I	-		Please note that this bit will be 1 automatically when VDD is powered slowly. If necessary,
			it is recommended to clear this flag during the program initialization.
			VDD below 2V flag. This bit is 1 when the VDD voltage is lower than 2V.
0		R/W	Write 0 to clear this flag.
0	-	FX/ V V	Please note that this bit will be 1 automatically when VDD is powered slowly. If necessary,
			it is recommended to clear this flag during the program initialization.



# 7. Instructions

Symbol	Description
ACC	Accumulator (Abbreviation of accumulator)
а	Accumulator (symbol of accumulator in program)
sp	Stack pointer
flag	ACC status flag register
I	Immediate data
&	Logical AND
<u> </u>	Logical OR
←	Movement
^	Exclusive logic OR
+	Add
	Subtraction
~	NOT (logical complement, 1's complement)
⊤	NEG (2's complement)
ov	Overflow (The operational result is out of range in signed 2's complement number system)
Z	Zero (If the result of ALU operation is zero, this bit is set to 1)
с	Carry (The operational result is to have carry out for addition or to borrow carry for subtraction in
	unsigned number system)
AC	Auxiliary Carry
AC	(If there is a carry out from low nibble after the result of ALU operation, this bit is set to 1)
рс0	Program counter for CPU
word	Only addressed in 0~0x1F (0~31) is allowed
M.n	Only addressed in 0~0xF (0~15) is allowed



### 7.1. Data Transfer Instructions

<i>mov</i> a, l	Move immediate data into ACC.
	Example: mov a, 0x0f;
	Result: $a \leftarrow 0$ fh;
	Affected flags: [N] Z [N] C [N] AC [N] OV
<i>mov</i> M, a	Move data from ACC into memory
ing a	Example: <i>mov</i> MEM, a;
	Result: MEM $\leftarrow$ a
	Affected flags: [N] Z [N] C [N] AC [N] OV
<i>mov</i> a, M	Move data from memory into ACC
	Example: <i>mov</i> a, MEM ;
	•
	Result: $a \leftarrow MEM$ ; Flag Z is set when MEM is zero.
	Affected flags:       \[Y]]Z       \[N]]C       \[N]]AC       \[N]]OV         Move data from IO into ACC
<i>mov</i> a, IO	
	Example: <i>mov</i> a, pa ;
	Result: $a \leftarrow pa$ ; Flag Z is set when pa is zero.
10	Affected flags: [Y] Z [N] C [N] AC [N] OV
<i>mov</i> IO, a	Move data from ACC into IO
	Example: <i>mov</i> pb, a;
	Result: $pb \leftarrow a$
	Affected flags: [N] Z [N] C [N] AC [N] OV
ldt16 word	Move 16-bit counting values in Timer16 to memory in word.
	Example: <i>Idt16</i> word;
	Result: word $\leftarrow$ 16-bit timer
	Affected flags: [N] Z [N] C [N] AC [N] OV
	Application Example:
	word T16val ; // declare a RAM word
	<i>clear</i> Ib@ T16val ; // clear T16val (LSB)
	<i>clear</i> hb@ T16val ; // clear T16val (MSB)
	stt16 T16val; // initial T16 with 0
	set1 t16m.5; // enable Timer16
	set0 t16m.5; // disable Timer 16
	Idt16 T16val; // save the T16 counting value to T16val
	·
stt16 word	Store 16-bit data from memory in word to Timer16.
	Example: <i>stt16</i> word;
	Result: 16-bit timer ←word
	Affected flags: [N] Z [N] C [N] AC [N] OV



	Application Example:
	word T16val ; // declare a RAM word
	mov a, 0x34 ; mov lb@ T16val , a ; // move 0x34 to T16val (LSB) mov a, 0x12 ;
	mov         hb@ T16val, a;         // move 0x12 to T16val (MSB)           stt16         T16val;         // initial T16 with 0x1234
<i>idxm</i> a, index	<ul> <li>Move data from specified memory to ACC by indirect method. It needs 2T to execute this instruction.</li> <li>Example: <i>idxm</i> a, index;</li> <li>Result: a ← [index], where index is declared by word.</li> <li>Affected flags: [N] Z [N] C [N] AC [N] OV</li> </ul>
	Application Example:
	word RAMIndex ; // declare a RAM pointer
	mov a, 0x5B ; // assign pointer to an address (LSB) mov lb@RAMIndex, a ; // save pointer to RAM (LSB)
	mova, 0x00 ;// assign 0x00 to an address (MSB), should be 0movhb@RAMIndex, a ;// save pointer to RAM (MSB)
	<i>idxm</i> a, RAMIndex ; // mov memory data in address 0x5B to ACC
<i>ldxm</i> index, a	Move data from ACC to specified memory by indirect method. It needs 2T to execute this instruction.         Example:       idxm index, a;         Result:       [index] ← a; where index is declared by word.         Affected flags:       [N] Z
	Application Example:
	word RAMIndex ; // declare a RAM pointer
	mova, 0x5B ;// assign pointer to an address (LSB)movlb@RAMIndex, a ;// save pointer to RAM (LSB)mova, 0x00 ;// assign 0x00 to an address (MSB), should be 0movhb@RAMIndex, a ;// save pointer to RAM (MSB)
	 mov a, 0xA5 ; idxm RAMIndex, a ; // mov 0xA5 to memory in address 0x5B



xch M pushaf	Exchange data between ACC and memory         Example: xch MEM;         Result: MEM ← a, a ← MEM         Affected flags: 『N』Z 『N』C 『N』AC 『N』OV         Move the ACC and flag register to memory that address specified in the stack pointer.
	Example: <i>pushaf</i> ; Result: $[sp] \leftarrow \{flag, ACC\};$ $sp \leftarrow sp + 2;$
	Affected flags: $[N] Z [N] C [N] AC [N] OV$
	Application Example:
	.romadr 0x10; // ISR entry address
	pushaf; // put ACC and flag into stack memory
	// ISR program
	// ISR program
	popaf; // restore ACC and flag from stack memory reti;
nanaf	Postero ACC and flog from the moment which address is apositied in the stack pointer
popaf	Restore ACC and <i>flag</i> from the memory which address is specified in the stack pointer.
	Example: <i>popaf</i> ;
	Result: $sp \leftarrow sp - 2$ ;
	{Flag, ACC} ← [sp] ; Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV

## 7.2. Arithmetic Operation Instructions

add       a, I       Add immediate data with ACC, then put result into ACC         Example:       add       a, 0x0f;         Result:       a ← a + 0fh         Affected flags:       『Y』Z 『Y』C 『Y』AC 『Y』OV         add       a, M         Add data in memory with ACC, then put result into ACC	
Result: a ← a + 0fh Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV	
Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV	
add a, M Add data in memory with ACC, then put result into ACC	
Example: <i>add</i> a, MEM ;	
Result: a ← a + MEM	
Affected flags: [Y] Z [Y] C [Y] AC [Y] OV	
add M, a Add data in memory with ACC, then put result into memory	
Example: <i>add</i> MEM, a;	
Result: MEM ← a + MEM	
Affected flags: [Y] Z [Y] C [Y] AC [Y] OV	
addc a, M Add data in memory with ACC and carry bit, then put result into ACC	
Example: <i>addc</i> a, MEM ;	
Result: $a \leftarrow a + MEM + C$	
Affected flags: [Y] Z [Y] C [Y] AC [Y] OV	
addc M, a Add data in memory with ACC and carry bit, then put result into memory	
Example: <i>addc</i> MEM, a ;	
Result: MEM $\leftarrow$ a + MEM + C	
Affected flags: [Y] Z [Y] C [Y] AC [Y] OV	



adda	Add carry with ACC, then put result into ACC
addc a	Add carry with ACC, then put result into ACC Example: <i>addc</i> a;
	Result: $a \leftarrow a + C$
	Affected flags: $[Y] Z [Y] C [Y] AC [Y] OV$
addc M	Add carry with memory, then put result into memory
	Example: addc MEM;
	Result: MEM $\leftarrow$ MEM + C
	Affected flags: [Y] Z [Y] C [Y] AC [Y] OV
nadd a, M	Add negative logic (2's complement) of ACC with memory
	Example: nadd a, MEM ;
	Result: a ← 〒a + MEM
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
<i>nadd</i> M, a	Add negative logic (2's complement) of memory with ACC
	Example: nadd MEM, a ;
	Result: MEM $\leftarrow \mp$ MEM + a
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
sub a, l	Subtraction immediate data from ACC, then put result into ACC.
	Example: sub a, 0x0f; Result: $a \leftarrow a - 0$ fh ( $a + [2's complement of 0$ fh] )
	Result: a ← a - 0fh ( a + [2's complement of 0fh] ) Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
sub a, M	Subtraction data in memory from ACC, then put result into ACC
	Example: sub a, MEM;
	Result: $a \leftarrow a - MEM (a + [2's complement of M])$
	Affected flags: $[Y]Z [Y]C [Y]AC [Y]OV$
sub M, a	Subtraction data in ACC from memory, then put result into memory
	Example: sub MEM, a;
	Result: MEM $\leftarrow$ MEM - a (MEM + [2's complement of a])
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
subca, M	Subtraction data in memory and carry from ACC, then put result into ACC
-	Example: subc a, MEM;
	Result: a ← a – MEM - C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
<i>subc</i> M, a	Subtraction ACC and carry bit from memory, then put result into memory
	Example: <i>subc</i> MEM, a ;
	Result: MEM $\leftarrow$ MEM – a - C
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
<i>subc</i> a	Subtraction carry from ACC, then put result into ACC
	Example: subc a;
	Result: $a \leftarrow a - C$
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
subc M	Subtraction carry from the content of memory, then put result into memory
	Example: subc MEM;
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV
inc M	Increment the content of memory
Copyright 2019. P	ADAUK Technology Co. Ltd Page 70 of 86 PDK-DS-PMX13X-EN V107 - Dec. 26, 2019

©Copyright 2019, PADAUK Technology Co. Ltd F



	Example: inc MEM;
	Result: MEM ← MEM + 1
	Affected flags: [Y] Z [Y] C [Y] AC [Y] OV
dec M	Decrement the content of memory
	Example: <i>dec</i> MEM;
	Result: MEM ← MEM - 1
	Affected flags: [Y] Z [Y] C [Y] AC [Y] OV
clear M	Clear the content of memory
	Example: <i>clear</i> MEM ;
	Result: MEM $\leftarrow 0$
	Affected flags: [N] Z [N] C [N] AC [N] OV
mul	Multiplication operation, 8x8 unsigned multiplications will be executed.
	Example: <i>mul</i> ;
	Result: ${Mu RH,ACC} \leftarrow ACC * Mu Op$
	Affected flags: [N] Z [N] C [N] AC [N] OV
	Application Example :
	 mov a, 0x5a ;
	mov mulop, a ;
	mov a, 0xa5 ;
	mul // 0x5A * 0xA5 = 3A02 (mulrh + ACC)
	mov ram0, a ; // LSB, ram0=0x02
	mov a, mulrh ; // MSB, ACC=0X3A

## 7.3. Shift Operation Instructions

sr a	Shift right of ACC, shift 0 to bit 7
	Example: sr a;
	Result: a (0,b7,b6,b5,b4,b3,b2,b1) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b0)
	Affected flags: [N] Z [Y] C [N] AC [N] OV
src a	Shift right of ACC with carry bit 7 to flag
	Example: src a;
	Result: a (c,b7,b6,b5,b4,b3,b2,b1) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b0)
	Affected flags: [N] Z [Y] C [N] AC [N] OV
sr M	Shift right the content of memory, shift 0 to bit 7
	Example: <i>sr</i> MEM ;
	Result: MEM(0,b7,b6,b5,b4,b3,b2,b1) ← MEM(b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM(b0)
	Affected flags: [N] Z [Y] C [N] AC [N] OV
src M	Shift right of memory with carry bit 7 to flag
	Example: <i>src</i> MEM ;
	Result: MEM(c,b7,b6,b5,b4,b3,b2,b1) ← MEM (b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM(b0)
	Affected flags: [N] Z [Y] C [N] AC [N] OV



sl a	Shift left of ACC shift 0 to bit 0
	Example: s/ a;
	Result: a (b6,b5,b4,b3,b2,b1,b0,0) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a (b7)
	Affected flags: [N] Z [Y] C [N] AC [N] OV
slc a	Shift left of ACC with carry bit 0 to flag
	Example: <i>slc</i> a ;
	Result: a (b6,b5,b4,b3,b2,b1,b0,c) ← a (b7,b6,b5,b4,b3,b2,b1,b0), C ← a(b7)
	Affected flags: [N] Z [Y] C [N] AC [N] OV
s/ M	Shift left of memory, shift 0 to bit 0
	Example: s/ MEM;
	Result: MEM (b6,b5,b4,b3,b2,b1,b0,0) ← MEM (b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM(b7)
	Affected flags: [N] Z [Y] C [N] AC [N] OV
slc M	Shift left of memory with carry bit 0 to flag
	Example: <i>slc</i> MEM ;
	Result: MEM (b6,b5,b4,b3,b2,b1,b0,C) ← MEM (b7,b6,b5,b4,b3,b2,b1,b0), C ← MEM (b7)
	Affected flags: [N] Z [Y] C [N] AC [N] OV
swap a	Swap the high nibble and low nibble of ACC
	Example: <i>swap</i> a;
	Result: a (b3,b2,b1,b0,b7,b6,b5,b4) ← a (b7,b6,b5,b4,b3,b2,b1,b0)
	Affected flags: [N] Z [N] C [N] AC [N] OV

## 7.4. Logic Operation Instructions

and a, I	Perform logic AND on ACC and immediate data, then put result into ACC
	Example: and a, 0x0f;
	Result: a ← a & 0fh
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV
and a, M	Perform logic AND on ACC and memory, then put result into ACC
	Example: and a, RAM10;
	Result: a ← a & RAM10
	Affected flags: [Y] Z [N] C [N] AC [N] OV
and M, a	Perform logic AND on ACC and memory, then put result into memory
	Example: and MEM, a ;
	Result: MEM ← a & MEM
	Affected flags: [Y] Z [N] C [N] AC [N] OV
or a, l	Perform logic OR on ACC and immediate data, then put result into ACC
	Example: or a, 0x0f;
	Result: a ← a   0fh
	Affected flags: [Y] Z [N] C [N] AC [N] OV
or a, M	Perform logic OR on ACC and memory, then put result into ACC
	Example: <i>or</i> a, MEM ;
	Result: a ← a   MEM
	Affected flags: [Y] Z [N] C [N] AC [N] OV
or M, a	Perform logic OR on ACC and memory, then put result into memory
	Example: <i>or</i> MEM, a ;
	Result: MEM ← a   MEM
	Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV


xor	a, I	Perform logic XOR on ACC and immediate data, then put result into ACC							
		Example: xor a, 0x0f;							
		Result: $a \leftarrow a^{0}$ of $b = a^{-1}$							
		Affected flags: [Y] Z [N] C [N] AC [N] OV							
xor	a, M	Perform logic XOR on ACC and memory, then put result into ACC							
		Example: xor a, MEM;							
		Result: $a \leftarrow a^{A} RAM10$							
		Affected flags: [Y] Z [N] C [N] AC [N] OV							
xor	M, a	Perform logic XOR on ACC and memory, then put result into memory							
		Example: xor MEM, a ;							
		Result: MEM $\leftarrow$ a ^ MEM							
		Affected flags: [Y] Z [N] C [N] AC [N] OV							
not	а	Perform 1's complement (logical complement) of ACC							
		Example: not a;							
		Result: $a \leftarrow \neg a$							
		Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV							
		Application Example:							
		<i>mov</i> a, 0x38 ; // ACC=0X38							
		not a ; // ACC=0XC7							
	N 4								
not	М	Perform 1's complement (logical complement) of memory							
		Example: <i>not</i> MEM ; Result: MEM ← ∽MEM							
		Affected flags: 『Y』Z 『N』C 『N』AC 『N』OV							
		Application Example:							
		Application Example:							
		<i>mov</i> a, 0x38 ; <i>mov</i> mem, a ; // mem = 0x38							
		not mem; $// mem = 0xC7$							
noa	а	Perform 2's complement of ACC							
neg	u	Example: <i>neg</i> a;							
		Result: $a \leftarrow \overline{\neg}a$							
		Affected flags: [Y] Z [N] C [N] AC [N] OV							
		Application Example:							
		<i>mov</i> a, 0x38 ; // ACC=0X38							
		neg a; // ACC=0XC8							
		1							



neg M	Perform 2's complement of memory         Example: neg       MEM;         Result:       MEM ← 〒MEM         Affected flags:       『Y』Z 『N』C 『N』AC 『N』OV						
	Application Example:						
	<i>mov</i> a, 0x38 ; <i>mov</i> mem, a ; // mem = 0x38 <i>not</i> mem ; // mem = 0xC8						
<i>comp</i> a, M	Compare ACC with the content of memory Example: <i>comp a, MEM;</i> Result: Flag will be changed by regarding as ( a - MEM ) Affected flags: $[Y]Z [Y]C [Y]AC [Y]OV$ Application Example:						
	mov a, 0x38 ; mov mem, a ; comp a, mem ; // Z flag is set as 1 mov a, 0x42 ; mov mem, a ; mov a, 0x38 ; comp a, mem ; // C flag is set as 1						
comp M, a	Compare ACC with the content of memory Example: <i>comp MEM, a;</i> Result: Flag will be changed by regarding as (MEM - a) Affected flags: $[Y]Z [Y]C [Y]AC [Y]OV$						

### 7.5. Bit Operation Instructions

set0 IO.n	Set bit n of IO port to low							
	Example: set0 pa.5;							
	Result: set bit 5 of port A to low							
/	Affected flags: [N] Z [N] C [N] AC [N] OV							
set1 IO.n	Set bit n of IO port to high							
	Example: set1 pb.5;							
	Result: set bit 5 of port B to high							
/	Affected flags: [N] Z [N] C [N] AC [N] OV							
wapc IO.n	Swap the nth bit of IO port with carry bit							
1	Example: <i>swapc IO.0;</i>							
1	Result: $C \leftarrow IO.0$ , $IO.0 \leftarrow C$							
	When IO.0 is a port to output pin, carry C will be sent to IO.0;							
	When IO.0 is a port from input pin, IO.0 will be sent to carry C;							
wapc IO.n s	Affected flags: $[N]$ $Z$ $[N]$ $C$ $[N]$ $OV$ Swap the nth bit of IO port with carry bitExample: $swapc$ $IO.0;$ Result: $C \leftarrow IO.0$ , $IO.0 \leftarrow C$ When IO.0 is a port to output pin, carry C will be sent to IO.0;							



	Affected flags:	[N] Z	『Y』C 『N	] AC	ĨN』OV		
	Application Exa	mple1 (se	ial output) :				
	set1 p	oac.0;	// set PA.C	) as out	put		
	set0 f	lag.1 ;	// C=0				
	swapc	pa.0 ;	// move C	C to PA.	0 (bit operation), PA.0=0		
	set1 f	lag.1 ;	// C=1				
	swapc	pa.0 ;	// move C	C to PA.	0 (bit operation), PA.0=1		
	Application Exa	mple2 (se	ial input) :				
	set0	pac.0 ;	// set PA.C	) as inpl	ut		
	swapc	pa.0 ;	// read PA	4 <i>.0 to</i> C	C (bit operation)		
	src	a;	// shift C	to bit 7	of ACC		
	swapc	pa.0 ;	// read PA	4 <i>.0 to</i> C	C (bit operation)		
	src	a ;	// shift ne	w C to	bit 7, old C		
<i>set0</i> M.n	Set bit n of mer	•					
	Example: set Result: set bit 5						
				] AC	[N] OV		
set1 M.n	Affected flags: [N] Z [N] C [N] AC [N] OV Set bit n of memory to high						
	Example: set	• •					
	Result: set bit 5	of MEM to	high				
	Affected flags:	[N] Z	NIC N	] AC	[N] OV		

### 7.6. Conditional Operation Instructions

ceqsn a, l	Compare ACC with immediate data and skip next instruction if both are equal.							
	lag will be changed like as (a $\leftarrow$ a – I)							
	Example: <i>ceqsn</i> a, 0x55 ;							
	inc MEM ;							
	goto error;							
	Result: If a=0x55, then "goto error"; otherwise, "inc MEM".							
	Affected flags: 『Y』Z 『Y』C 『Y』AC 『Y』OV							



<i>ceqsn</i> a, M	Compare ACC with memory and skip next instruction if both are equal.							
	Flag will be changed like as $(a \leftarrow a - M)$							
	Example: <i>ceqsn</i> a, MEM;							
	Result: If a=MEM, skip next instruction							
	Affected flags: [Y] Z [Y] C [Y] AC [Y] OV							
cneqsn a, M	Compare ACC with memory and skip next instruction if both are not equal.							
	Flag will be changed like as (a $\leftarrow$ a - M)							
	Example: <i>cneqsn a, MEM;</i>							
	Result: If a≠MEM, skip next instruction							
	Affected flags: [Y] Z [Y] C [Y] AC [Y] OV							
cneqsn a, l	Compare ACC with immediate data and skip next instruction if both are no equal.							
-	Flag will be changed like as (a $\leftarrow$ a - I)							
	Example: cneqsn a,0x55;							
	inc MEM;							
	goto error;							
	Result: If a≠0x55, then "goto error"; Otherwise, "inc MEM".							
40am 10 m	Affected flags: [Y] Z [Y] C [Y] AC [Y] OV							
<i>t0sn</i> IO.n	Check IO bit and skip next instruction if it's low Example: <i>t0sn</i> pa.5;							
	Result: If bit 5 of port A is low, skip next instruction							
	Affected flags: [N] Z [N] C [N] AC [N] OV							
<i>t1sn</i> IO.n	Check IO bit and skip next instruction if it's high							
	Example: t1sn pa.5;							
	Result: If bit 5 of port A is high, skip next instruction							
	Affected flags: [N] Z [N] C [N] AC [N] OV							
<i>t0sn</i> M.n	Check memory bit and skip next instruction if it's low							
	Example: t0sn MEM.5;							
	Result: If bit 5 of MEM is low, then skip next instruction							
	Affected flags: [N] Z [N] C [N] AC [N] OV							
<i>t1sn</i> M.n	Check memory bit and skip next instruction if it's high							
	EX: t1sn MEM.5;							
	Result: If bit 5 of MEM is high, then skip next instruction							
	Affected flags: [N] Z [N] C [N] AC [N] OV							
izsn a	Increment ACC and skip next instruction if ACC is zero							
	Example: $izsn$ a; Result: a $\leftarrow$ a + 1,skip next instruction if a = 0							
	Affected flags: $[Y]Z$ $[Y]C$ $[Y]AC$ $[Y]OV$							
dzsn a	Decrement ACC and skip next instruction if ACC is zero							
	Example: <i>dzsn</i> a;							
	Result: $A \leftarrow A - 1$ , skip next instruction if $a = 0$							



izsn M	Increment memory and skip next instruction if memory is zero						
	Example: <i>izsn</i> MEM;						
	Result: MEM $\leftarrow$ MEM + 1, skip next instruction if MEM= 0						
	Affected flags: [Y] Z [Y] C [Y] AC [Y] OV						
dzsn M	Decrement memory and skip next instruction if memory is zero						
	Example: dzsn MEM;						
	Result: MEM $\leftarrow$ MEM - 1, skip next instruction if MEM = 0						
	Affected flags: [Y] Z [Y] C [Y] AC [Y] OV						

### 7.7. System control Instructions

<i>call</i> label	Function call, address can be full range address space								
	Example: <i>call</i> function1;								
	Result: $[sp] \leftarrow pc + 1$								
	pc ← function1								
	$sp \leftarrow sp + 2$								
	Affected flags: [N] Z [N] C [N] AC [N] OV								
<i>goto</i> label	Go to specific address which can be full range address space								
	Example: goto error;								
	Result: Go to error and execute program.								
	Affected flags: [N] Z [N] C [N] AC [N] OV								
ret I	Place immediate data to ACC, then return								
	Example: ret 0x55;								
	Result: $A \leftarrow 55h$								
	ret;								
	Affected flags: [N] Z [N] C [N] AC [N] OV								
ret	Return to program which had function call								
	Example: ret;								
	Result: sp $\leftarrow$ sp - 2								
	$pc \leftarrow [sp]$								
	Affected flags: [N] Z [N] C [N] AC [N] OV								
reti	Return to program that is interrupt service routine. After this command is executed, global								
	interrupt is enabled automatically.								
	Example: <i>reti</i> ;								
	Affected flags: [N] Z [N] C [N] AC [N] OV								
пор	No operation								
	Example: <i>nop</i> ;								
	Result: nothing changed								
	Affected flags: [N] Z [N] C [N] AC [N] OV								
<i>pcadd</i> a	Next program counter is current program counter plus ACC.								
	Example: <i>pcadd a</i> ;								
	Result: $pc \leftarrow pc + a$								
	Affected flags: [N] Z [N] C [N] AC [N] OV								



	Application Example:
	 mov a, 0x02 ; pcadd a ; // PC <- PC+2
	goto err1 ; goto correct ; // jump here goto err2 ;
	goto err3 ; 
	correct: // jump here
engint	Enable global interrupt enable Example: <i>engint</i> , Result: Interrupt request can be sent to CPU
disgint	Affected flags:       [N] Z       [N] C       [N] AC       [N] OV         Disable global interrupt enable         Example:       disgint ;         Result:       Interrupt request is blocked from CPU         Affected flags:       [N] Z       [N] AC       [N] OV
stopsys	System halt.         Example:       stopsys;         Result:       Stop the system clocks and halt the system         Affected flags:       [N] Z
stopexe	CPU halt. The oscillator module is still active to output clock, however, system clock is disabled to save power. Example: <i>stopexe</i> ; Result: Stop the system clocks and keep oscillator modules active. Affected flags: $[N]Z$ $[N]C$ $[N]AC$ $[N]OV$
reset	Reset the whole chip, its operation will be same as hardware reset. Example: <i>reset</i> , Result: Reset the whole chip. Affected flags: [N] Z [N] C [N] AC [N] OV
wdreset	Reset Watchdog timer. Example: <i>wdreset</i> ; Result: Reset Watchdog timer. Affected flags: 『N』Z 『N』C 『N』AC 『N』OV

### 7.8. Summary of Instructions Execution Cycle

2T		goto, call, pcadd, ret, reti , idxm					
2T	Condition is fulfilled.						
1T	Condition is not fulfilled.	ceqsn,cneqsn, t0sn, t1sn, dzsn, izsn					
1T		Others					



### 7.9. Summary of affected flags by Instructions

Instruction	Z	С	AC	ov	Instruction	Z	С	AC	ov	Instruction	z	С	AC	ov
mov a, l	-	-	-	-	<i>mov</i> M, a	-	-	-	-	<i>mov</i> a, M	Y	-	-	-
<i>mov</i> a, IO	Υ	-	-	-	<i>mov</i> IO, a	-	-	-	-	<i>ldt16</i> word	-	-	-	-
stt16 word	-	-	-	-	<i>idxm</i> a, index	-	-	-	-	<i>idxm</i> index, a	-	-	-	-
xch M	-	-	-	-	pushaf	-	-	-	-	popaf	Y	Y	Υ	Y
add a, I	Y	Υ	Y	Y	add a, M	Y	Y	Y	Y	add M, a	Y	Y	Y	Y
<i>addc</i> a, M	Y	Y	Y	Y	<i>add</i> c M, a	Y	Y	Y	Y	addc a	Y	Y	Υ	Y
addc M	Y	Y	Y	Y	nadd a, M	Y	Y	Y	Y	nadd M, a	Y	Y	Υ	Y
sub a, l	Y	Y	Y	Y	<i>sub</i> a, M	Y	Y	Y	Y	<i>sub</i> M, a	Y	Y	Y	Y
subc a, M	Y	Υ	Y	Y	<i>subc</i> M, a	Y	Y	Y	Y	subc a	Y	Y	Y	Y
subc M	Y	Υ	Y	Y	<i>inc</i> M	Y	Y	Y	Y	dec M	Y	Y	Y	Y
clear M	-	-	-	-	mul	-	-	-	-	sr a	-	Y	-	-
src a	-	Υ	-	-	sr M	-	Y	-	-	src M	-	Y	-	-
sl a	-	Υ	-	-	<i>sl</i> c a	-	Y	-	-	s/ M	-	Y	-	-
slc M	-	Y	-	-	swap a	-	-	-	-	and a, I	Y	-	-	-
and a, M	Y	-	-	-	and M, a	Y	-	-	-	or a, l	Y	-	-	-
or a, M	Y	-	-	-	or M, a	Y	-	-	-	<i>xor</i> a, l	Y	-	-	-
wdreset	-	-	-	-	<i>xor</i> a, M	Y	-	-	-	<i>xor</i> M, a	Y	-	-	-
<i>not</i> a	Y	-	-	-	not M	Y	-	-	-	neg a	Y	-	-	-
neg M	Y	-	-	-	comp a, M	Y	Y	Y	Y	сотр М, а	Y	Y	Υ	Y
set0 IO.n	-	-	-	-	<i>set1</i> IO.n	-	-	-	-	<i>set0</i> M.n	-	-	-	-
set1 M.n	-	-	-	-	swapc IO.n		Y			ceqsn a, l	Y	Y	Υ	Y
<i>ceqsn</i> a, M	Y	Υ	Y	Y	cneqsn a,M	Y	Y	Y	Y	cneqsn a, l	Y	Y	Υ	Y
<i>t0sn</i> IO.n	-	-	-	-	<i>t1sn</i> IO.n	-	-	-	-	<i>t0sn</i> M.n	-	-	-	-
<i>t1sn</i> M.n	-	-	-	-	<i>izsn</i> a	Y	Y	Y	Y	dzsn a	Y	Y	Υ	Y
izsn M	Y	Y	Y	Y	dzsn M	Y	Y	Y	Y	<i>call</i> label	-	-	-	-
goto label	-	-	-	-	ret I	-	-	-		ret	-	-	-	-
reti	-	-	-	-	пор	-	-	-	-	<i>pcadd</i> a	-	-	-	-
engint	-	-	-	-	disgint	-	-	-	-	stopsys	-	-	-	-
stopexe	-	-	-	-	reset	-	-	-						

### 7.10. RAM definition

Bit access of RAM is only available for address from 0x00 to 0x3F.



### 8. Code Options

Option	Selection	Description
Convrity	Enable	OTP content is protected and program cannot be read back
Security	Disable	OTP content is not protected so program can be read back
	4.1V	Select LVR = 4.1V
	3.6V	Select LVR = 3.6V
	3.1V	Select LVR = 3.1V
	2.8V	Select LVR = 2.8V
LVR	2.5V	Select LVR = 2.5V
	2.2V	Select LVR = 2.2V
	2.0V	Select LVR = 2.0V
	1.8V	Select LVR = 1.8V
Under 20mS VDD OK	Yes	reach normal operating voltage quickly within 20 mS
	No	can't reach normal operating voltage quickly within 20 mS
Interrupt Cro0	PA.0	INTEN/ INTRQ.Bit0 is from PA.0
Interrupt Src0	PB.5	INTEN/ INTRQ.Bit0 is from PB.5
Interrupt Src1	PB.0	INTEN/ INTRQ.Bit1 is from PB.0
	PA.4	INTEN/ INTRQ.Bit1 is from PA.4



### 9. Special Notes

This chapter is to remind user who use PMC131/PMS131/PMS130 series IC in order to avoid frequent errors upon operation.

### 9.1. Warning

User must read all application notes of the IC by detail before using it. Please download the related application notes from the following link:

http://www.padauk.com.tw/tw/technical/index.aspx

### 9.2. Using IC

### 9.2.1. IO pin usage and setting

- (1) IO pin is set to be digital input
  - When IO is set as digital input, the level of Vih and Vil would changes with the voltage and temperature. Please follow the minimum value of Vih and the maximum value of Vil.
  - The value of internal pull high resistor would also changes with the voltage, temperature and pin voltage.
     It is not the fixed value.
- (2) IO pin as digital input and enable wakeup function
  - Configure IO pin as input.
  - Set PADIER and PBDIER registers to set the corresponding bit to 1.
- (3) PA5 is set to be output pin
  - PA5 can be set to be Open-Drain output pin only, output high requires adding pull-up resistor.
- (4) PA5 is set to be PRSTB input pin
  - No internal pull-up resistor for PA5
  - Configure PA5 as input
  - Set CLKMD.0=1 to enable PA5 as PRSTB input pin
- (5) PA5 is set to be input pin and to connect with a push button or a switch by a long wire
  - Needs to put a >10 $\Omega$  resistor in between PA5 and the long wire
    - Avoid using PA5 as input in such application.
- (6) PA7 and PA6 as external crystal oscillator
  - Configure PA7 and PA6 as input
  - Disable PA7 and PA6 internal pull-up resistor
  - Configure PADIER register to set PA6 and PA7 as analog input
  - EOSCR register bit [6:5] selects corresponding crystal oscillator frequency :
    - ♦ 01 : for lower frequency, ex : 32kHz
    - ♦ 10 : for middle frequency, ex : 455kHz, 1MHz
    - $\diamond$  11 : for higher frequency, ex : 4MHz
  - Program EOSCR.7 =1 to enable crystal oscillator
  - Ensure EOSC working well before switching from IHRC or ILRC to EOSC



Note: Please read the PMC-APN013 carefully. According to PMC-APN013,, the crystal oscillator should be used reasonably. If the following situations happen to cause IC start-up slowly or non-startup, PADAUK Technology is not responsible for this: the quality of the user's crystal oscillator is not good, the usage conditions are unreasonable, the PCB cleaner leakage current, or the PCB layouts are unreasonable.

(7) If PB1 is set as input to detect the zero-crossing point of AC power, please put at least  $1M\Omega$  in series.

### (8) Using the PB3:

When PB3 is used as digital input and any other pin of Port B is used as output pin, please do NOT issue set1/set0 commands to control the output pin level. The correct way is to write the Port B register to control the output pin level, or use PB3 as output pin only.

```
Example: Using PB3 as digital input pin, and PB7 as output pin.
        = 0b_1111_0111;
pbc
pb
       = 0b 0000 0000;
        = 0b_1000_1000; // PB3 is set to have internal pull high
pbph
$ pbdier 0b_1111_1111;
Please do NOT use set1/set0 to set PB7 output pin level
if (pb.3)
{
              pb.7 ; // Don't use pb.7 = 1, either!
      set1
}
else
{
                      // Don't use pb.7 = 0, either!
      set0
              pb.7 ;
}
```

```
The correct way is to write the Port B register to control PB7 output pin level if ( \ensuremath{\text{pb.3}} )
```

```
{
    pb = 0b_1000_0000; // bit 3 must be 0
}
else
{
    pb = 0b_0000_0000; // bit 3 must be 0
}
```



#### 9.2.2. Interrupt

- (1) When using the interrupt function, the procedure should be:
  - Step1: Set INTEN register, enable the interrupt control bit
  - Step2: Clear INTRQ register
  - Step3: In the main program, using ENGINT to enable CPU interrupt function
  - Step4: Wait for interrupt. When interrupt occurs, enter to Interrupt Service Routine

Step5: After the Interrupt Service Routine being executed, return to the main program

- \* Use DISGINT in the main program to disable all interrupts
- \* When interrupt service routine starts, use PUSHAF instruction to save ALU and FLAG register. POPAF instruction is to restore ALU and FLAG register before RETI as below: void Interrupt (void) // Once the interrupt occurs, jump to interrupt service routine { // enter DISGINT status automatically, no more interrupt is accepted PUSHAF;
  - POPAF;

...

- } // RETI will be added automatically. After RETI being executed, ENGINT status will be restored
- (2) INTEN and INTRQ have no initial values. Please set required value before enabling interrupt function
- (3) PA4 and PB5 can be used as external interrupt pins. When using the PA4 as external interrupt pin, the setting method of inten/intrq/integs registers are same as that of PB0, the only difference is to choose PB0 or PA4 as source of interrupt\_Src1 in PADAUK\_CODE\_OPTION. Similarly, when using the PB5 as external interrupt pin, the setting method of inten/intrq/integs registers are same as that of PA0, the only difference is to choose PA0 or PB5 as source of interrupt\_Src0 in PADAUK\_CODE\_OPTION.

#### 9.2.3. System clock switching

- (1) System clock can be switched by CLKMD register. Please notice that, NEVER switch the system clock and turn off the original clock source at the same time. For example: When switching from clock A to clock B, please switch to clock B first; and after that turn off the clock A oscillator through CLKMD.
  - Case 1 : Switch system clock from ILRC to IHRC/2
     CLKMD = 0x36; // switch to IHRC, ILRC can not be disabled here
     CLKMD.2 = 0; // ILRC can be disabled at this time
     Case 2 : Switch system clock from ILRC to EOSC
    - CLKMD =0xA6;// switch to EOSC, ILRC can not be disabled hereCLKMD.2 =0;// ILRC can be disabled at this time
  - ERROR. Switch ILRC to IHRC and turn off ILRC simultaneously
     CLKMD = 0x50; // MCU will hang
- (2) Please ensure the EOSC oscillation has established before switching from ILRC or IHRC to EOSC. MCU will not check its status. Please wait for a while after enabling EOSC. System clock can be switched to



EOSC afterwards. Otherwise, MCU will hang. The example for switching system clock from ILRC to 4MHz EOSC after boot up is as below:

.ADJUST\_IC DISABLE CLKMD.1 = 0; // \$ EOSCR Enable, 4MHz; // // delay time to wait crystal oscillator stable \$ T16M EOSC, /1, BIT10 Word Count = 0; Stt16 Count; Intrq.T16 = 0; do { nop; }while(!Intrq.T16); CLKMD = 0xA4; // CLKMD.2 = 0; //

// turn off WDT for executing delay instruction.
// 4MHz EOSC start to oscillate.

The delay duration should be adjusted in accordance with the characteristic of the crystal and PCB. To measure the oscillator signal by the oscilloscope, please select (x10) on the probe and measure through PA6(X2) pin to avoid the interference on the oscillator

// ILRC -> EOSC:

// turn off ILRC only if necessary

#### 9.2.4. Power down mode, wakeup and watchdog

- (1) Watchdog will be inactive once ILRC is disabled
- (2) Please turn off watchdog before executing STOPSYS or STOPEXE instruction, otherwise IC will be reset due to watchdog timeout. It is the same as in ICE emulation.
- (3) The clock source of Watchdog is ILRC if the fast wakeup is disabled; otherwise, the clock source of Watchdog will be the system clock and the reset time from watchdog becomes much shorter. It is recommended to disable Watchdog and enable fast wakeup before entering STOPSYS mode. When the system is waken up from power down mode, please firstly disable fast wakeup function, and then enable Watchdog. It is to avoid system to be reset after being waken up.
- (4) If enable Watchdog during programming and also wants the fast wakeup, the example as below:



#### 9.2.5. TIMER16 time out

When select \$ INTEGS BIT\_R (default value) and T16M counter BIT8 to generate interrupt, if T16M counts from 0, the first interrupt will occur when the counter reaches to 0x100 (BIT8 from 0 to 1) and the second interrupt will occur when the counter reaches 0x300 (BIT8 from 0 to 1). Therefore, selecting BIT8 as 1 to generate interrupt means that the interrupt occurs every 512 counts. Please notice that if T16M counter is restarted, the next interrupt will occur once Bit8 turns from 0 to 1.

If select \$ INTEGS BIT\_F(BIT triggers from 1 to 0) and T16M counter BIT8 to generate interrupt, the T16M counter changes to an interrupt every 0x200/0x400/0x600/. Please pay attention to two differences with setting INTEGS methods.

#### 9.2.6. IHRC

- (1) The IHRC frequency calibration is performed when IC is programmed by the writer.
- (2) Because the characteristic of the Epoxy Molding Compound (EMC) would some degrees affects the IHRC frequency (either for package or COB), if the calibration is done before molding process, the actual IHRC frequency after molding may be deviated or becomes out of spec. Normally, the frequency is getting slower a bit.
- (3) It usually happens in COB package or Quick Turnover Programming (QTP). And PADAUK would not take any responsibility for this situation.
- (4) Users can make some compensatory adjustments according to their own experiences. For example, users can set IHRC frequency to be 0.5% ~ 1% higher and aim to get better re-targeting after molding.

#### 9.2.7. LVR

- (1) VDD must reach or above 2.0V for successful power-on process; otherwise IC will be inactive.
- (2) The setting of LVR (1.8V, 2.0V, 2.2V etc.) will be valid just after successful power-on process.
- (3) User can set MISC.2 as "1" to disable LVR. However, VDD must be kept as exceeding the lowest working voltage of chip; Otherwise IC may work abnormally.



#### 9.2.8. Programming the PMC131/PMS131/PMS130

There are 6 pins for using the writer to program: PA3, PA4, PA5, PA6, V<sub>DD</sub>, and GND.

Please use PDK3S-P-002 for program real chip and just use the CN38 jumper (at the back for the writer) with putting the S16/D16, S16A/D16A, S14/D14 IC downward three spaces on the Textool. S08/D08 or other packages could be programmed by connecting the signals correspondingly. All the signals of the left side of the jumpers are the same and as the descriptions at the left bottom corner. They are V<sub>DD</sub>, PA0(not used), PA3, PA4, PA5, PA6, PA7(not used), and GND.



If user use PDK5S-P-003 or above to program, please follow the instruction.

- Special notes about voltage and current while Multi-Chip-Package(MCP) or On-Board Programming
- (1) PA5 ( $V_{PP}$ ) may be higher than 11V.
- (2)  $V_{DD}$  may be higher than 7V, and its maximum current may reach about 20mA.
- (3) All other signal pins level (except GND) are the same as  $V_{DD}$ .

User should confirm when using this product in MCP or On-Board Programming, the peripheral circuit or components will not be destroyed or limit the above voltages.

### 9.3. Using ICE

- PDK5S-I-S01/2(B) supports PMC131/PMS131/PMS130 MCU emulation, the following items should be noted when using PDK5S-I-S01/2(B):
  - Fast Wakeup time is different from PDK5S-I-S01/2(B): 128 Sys Clk, PMC131/PMS131/PMS130: 45 ILRC.
  - When using PB1 in ADCRGC, PA1 must float.